Comptuer simulation of shipboard electrical distribution systems. by Doerry, Norbert Henry
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1989
Comptuer simulation of shipboard electrical
distribution systems.
Doerry, Norbert Henry


















United States Naval Academy
(1983)
SUBMITTED ESf PARTIAL FULFILLMENT OF THE





ELECTRICAL ENGINEERING AND COMPUTER SCIENCE
at the
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
May, 1989
© Norbert H. Doerry, 1989
Signature of Author
Departments of Ocean Engineering and
Electrical Engineering and Computer Science
12 May 1989
Certified by
James L. Kirtley, Thesis Supervisor
Associate Professor of Electrical Engineering
Certified by
Paul E. Sullivan, Thesis Reader
Associate Professor of Naval Architecture
Accepted by
A. Douglas Cannichael, Chairman
Associate Professor of Naval Architecture
Accepted by
Arthur C. Smith, Chairman








Submitted on May 12, 1989 in partial fulfillment of the requirements for the degrees ofNaval
Engineer and Master of Science in Electrical Engineering and Computer Science.
ABSTRACT
Shipboard electrical distribution systems are changing significantly with the intro-
duction of solid state frequency converters, introduction of electric propulsion and integrated
electric drive, and the possibility in the future of large combat systems pulsed loads. Existing
computer tools for analyzing power systems have difficulty simulating these changing con-
ditions. To assist in the evaluation and analysis of future shipboard electrical distribution
systems, the Shipboard Electrical Plant Simulation Program (SEPSIP) was developed.
The key feature of SEPSIP is its use of implicitly defined input variables and implicit
variables which allow for every element of the simulation to be mathematically isolated from
every other element. When the constitutive laws of an element are satisfied by an appropriate
set of input variables, all of the implicit variables have zero value. The network description
generates the input variables based on the network topology and the results of a Newton-
Raphson iterative scheme. The key advantage to this method is that the network description
of a node closely models an actual electrical node.
To demonstrate the abilities of SEPSIP, several simulations involving synchronous
generators, induction motors, and voltage regulator dynamics were conducted. In all simu-
lations, SEPSIP provided results that matched data generated by other simulation methods.
Thesis Supervisor: James L. Kirtley
Title: Associate Professor of Electrical Engineering
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Shipboard electrical power systems in the U.S. Navy are experiencing a number of
significant changes. These changes include :
- Solid state frequency converters replacing motor generator sets
- The use of switched DC power supplies by many loads
- Centralized and automated power system control
- More frequent use of electronic motor controllers
- Sensitive electronic equipment requiring high quality 60 Hz. power.
- Electric propulsion
- Large combat systems pulse loads.
Considering the tremendous expense involved with constructing a modern warship, it is
necessary to ensure that the incorporation of these changes into the design of the shipboard
electrical generation and distribution system can be successfully accomplished with no
degradation in the combat capability of the ship. Unfortunately, these changes, along with
the small size of the shipboard generation system make the use of many classical methods
of analyzing power systems inappropriate. A good analysis requires the recognition of the
following properties of the shipboard system:
- The small number of generators (typically only one or two) with the associated small
amount of rotational inertia invalidates any assumption of an 'infinite bus' operating at a
constant frequency.
- The dynamics of the generator voltage regulators and speed governors have time
constants of an order that are important in the study of most disturbances.
- The dynamics of paralleled generators are coupled through the communication of load
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sharing and bus voltage information.
- Solid state frequency converters and switched power supplies have non-sinusoidal
current characteristics.
- Solid state controllers often greatly modify or even substitute their own dynamics for
the dynamics of the motor they are controlling. The controllers may also have non-sinusoidal
current characteristics.
- High power pulsed loads for advanced combat systems may become a reality in the
near future and deserve study.
- Integrated Electric Drive where propulsion motors and ship's service power are taken
from the same distribution system can result in large transients from speed changes in the
propulsion system propagating to all of the other loads on the ship.
The purpose of this thesis is to present the theory and design methodology used in the
development of a computer simulation tool (SEPSIP : Shipboard Electrical Plant Simulation
Program) for analyzing both the steady-state and transient behavior of shipboard electrical
power distribution systems.
1.2 Modelling Shipboard Electrical Power Systems
Electrical Power systems are not unlike any other electrical network in that they are
composed of electrical elements and the topological network connecting the elements. Each
of the elements is defined by a number of constitutive equations that relate the voltages and
currents of its own terminals. The network on the other hand, is defined by relating the
voltages and terminals of different elements through Kirchhoff's voltage and current laws.
1.2.1 Elements : Constitutive Equations
The constitutive equations describing an element can be very complicated. In ship-
board electrical power systems, the equations can take on the form of nonlinear differential
equations or even discontinuous functions. Additionally, elements such as generators and
motors require the mechanical subsystem be described in detail. Other elements, such as
12-

switches and circuit breakers, are defined by equations depending on the current state of the
element. All of these factors contribute to make shipboard electrical power systems difficult
to simulate numerically.
1.2.2 Networks : Nodal Equations
The nodal equations are the mathematical expression of Kirchhoff s voltage and
current laws that define the network topology. Kirchhoff s current law states that the sum
ofthe currents entering a node must equal the sum ofthe currents leaving a node. Kirchhoff's
voltage law states that the voltage at any node is identical for every element attached to it. 1
In themselves, the mathematical representation of Kirchhoff's laws are very simple.
However, the resulting system of nonlinear equations is often stiff which implies that the
eigenvalues of a linearization of the set of nonlinear equations fall in a range spanning
several orders of magnitude.
Stiff systems can be solved numerically, but they require special care. The choice of
time increments, integration methods, and simulation time are all affected by how stiff a
system is. If a particular differential equation is known to have a very fast time constant,
one can ignore the dynamics and always use thefinal value for the variable. Ifused properly,
the Euler Backward method for integrating differential equations approaches the same
solution. Fast modes can also be eliminated by a host of other model reduction techniques.
[9] [10] [19] [28] [31] In any case, a tool designed to analyze shipboard systems must
incorporate a method for dealing with stiff systems.
1 An expression of Kirchhoff's Voltage Law that may be more familiar is: The sum of the
voltage drops across the elements of a closed loop is equal to zero. The two definitions are
not exactly identical but are consistent with one another when one accepts the concept of a
voltage being a potential value.
- 13-

1.3 Power System Analysis Computer Tools
1.3.1 Desired Features
In light of the characteristics and potential problems associated with modelling
shipboard electrical systems, acomputer analysis tool should have the following capabilities:
* Ability to solve systems of nonlinear differential equations.
* Ability to handle changing network topologies due to the actions of switches and
circuit breakers.
* Ability to handle discontinuous functions.
* Ability to organize the input data into a form that is recognizable as an electrical
network.
* Ability to easily add or subtract elements from the network description.
* Ability to model mechanical subsystems.
* Ability to solve stiff systems.
The requirements on a simulation program that these features impose are not trivial.
In fact, the author is unaware of any commercially available software package that incor-
porate all of the listed capabilities. The software that is available can be split into two
categories: Programs used for analyzing commercial power utilities, and software packages
for solving systems of nonlinear equations.
1.3.2 Simulation Programs for Land Based Power Utilities
There are a number of computer programs which can solve different aspects of the
power system analysis problem. However none of these programs are optimized for ana-
lyzing shipboard systems. Here is a brief summary of several existing programs:
1.3.2.1 EMTP
The Electromagnetic Transients Program (EMTP) [22] is a large-scale network
simulation program originally developed by the Bonneville Power Association in the
1960's. It is capable of modeling traveling waves on transmission lines, lumped linear
-14-

elements, the saturation of transformers and reactors, the dynamics of synchronous
machines as well as other elements of a power network. EMTP handles stiff systems by
using the Euler Backward method for integration. In general, the program is optimized
for studying the interaction between the dynamics of a number of generators and the
dynamics of the interconnecting transmission lines. The dynamics of the loads are not
considered important. Unfortunately, the dynamics of loads are important in shipboard
systems. Furthermore, EMTP was written in FORTRAN for batch processing and is not
very easy to use interactively.
1.3.2.2 POSSIM
The POwer System SIMuIator (POSSIM) [19] is a fifty machine transient stability
program developed by the General Electric Company. POSSIM uses the results of a
network load flow program (LOFYR: LOad Flow and Y-matrix Reduction) as a starting
point for a multi-machine simulation. The program allows for dynamics only in the
generators and their associated governors and prime movers. While generators and prime
movers can be modeled in detail, the transmission line and load equations are purely
algebraic. POSSIM also assumes frequency deviations are small. Since load dynamics
are important in shipboard electrical systems and frequency deviations can become large,
POSSIM's applicability is limited.
1.3.2.3 MANSTAB
The MAchine and Network STABUity (MANSTAB) [19] program is an extension
of POSSIM which also includes transmission line dynamics. It still does not allow for
dynamics in any of its loads. Generally, MANSTAB is suitable for studying high speed
dynamics and does not include governor or prime mover models. For this reason,




The MAchine and Network TRAnsient Program (MANTRAP) [4] is a General
Electric Company modification of the Bonneville Power Administration's Network
Transients Program. It is designed to solve problems concerning the interaction between
a synchronous generator, its excitation system, torsional system, and the power trans-
mission system. MANTRAP has a major drawback in shipboard studies in that its
assumption of an infinite bus does not hold.
1.3.2.5 LOTDYS
The LOng Term DYnamic Simulator (LOTDYS) [21] is designed to study long
term transients of power systems lasting up to 5, 10, or 20 minutes. LOTDYS assumes all
the generators operate at the same speed and the generator transient time constants and
reactances can be ignored. LOTDYS also ignores excitation system dynamics and load
dynamics. Prime mover dynamics, load shedding, and power plant auxiliaries are all
modeled in detail. The constraints on LOTDYS severely limits its usefulness in studying
shipboard systems.
1.3.3 Software Packages for Systems of Nonlinear Equations
Since the models of most electric machines are described as systems of linear or
nonlinear equations, it seems reasonable that a general simulation program could be used
to simulate the shipboard system. On closer examination however, the presendy available
software packages are limited in their ability to organize and interconnect several different
machine models into a large network. Writing a shipboard electrical system as one totally
integrated model invites the introduction of numerous programming errors as the input
definition file becomes so large as to be unmanageable. Furthermore, the task of trying to
add or subtract elements from the network becomes formidable. The ability to define ele-
ments in separate blocks is very important in understanding what a simulation is doing, in
debugging an input file, and in making error free changes to the configuration.
-16

Many of the nonlinear equation solving packages are unable to solve implicit equations
which is a handicap when trying to interconnect different models. In electrical system
simulations, the variables representing the voltages and currents at the terminals of an
element must be shared with the other elements that connect to the terminals. If implicit
equations are not allowed, one of two methods is normally used to effect this sharing. The
first method calls for one device explicitly defining the variable while all the remaining
variables implicitiy define it. This method is very difficult to implement because it forces
one to define variables to be either inputs (implicitly defined) or as outputs (explicitly
defined). Problems arise when one tries to connect two outputs or two inputs together (i.e.
connecting two generators in parallel). Since in real electrical systems there is no such thing
as an input or an output (voltages and currents depend on the properties of all the elements
attached to a node), this method imposes an artificial constraint on the network definition.
The other method for interconnecting element models is to define the voltages ofevery
device to be inputs and the currents to be outputs. The voltage at a node is defined as a
separate variable whose derivative is equated to function of the sum of the currents entering
the node. This function should result in the node voltage having a very fast time constant.
Adding the fast time constant however, makes the system stiff and difficult to solve
numerically. It also adds dynamics that are purely fictional and in general, defeats the
purpose of model reduction.
1.3.3.1 CSMP
IBM's Continuous System Modeling Program (CSMP HI) [24] is a general
purpose program for solving algebraic and differential equations. The program is not
capable of solving implicit equations and is limited in the size of the systems it can model.




SIMNON is a program for SIMulating NONlinear systems of equations which was
developed by the Lund Institute in Sweden. It is similar in many respects to CSMP and
likewise suffers from its inability to solve implicit equations.
1.3.3.3 ACSL
The Advanced Continuous Simulation Language (ACSL) [1] is another general
purpose simulation program like CSMP and SIMNON. While ACSL does have the ability
to include implicit equations, its execution time slows tremendously when they are
included. ACSL also requires a single input file which can become very large and
unmanageable for even moderately sized power systems.
1.3.4 SEPSIP (Shipboard Electrical Plant Simulation Program)
Since none ofthe commercially available software was suitable for studying shipboard
electrical distribution systems, the author undertook the task of developing the Shipboard
Electrical Plant Simulation Program (SEPSIP) which incorporates all of the desired
features listed in section 1.3.1. SEPSIP solves the problem of interconnecting device models
by forcing all of the device electrical variables to be input variables. This approach
mathematically isolates all of the elements of the network from one another. A separate
network description specifies how the different input variables relate to one another. The
network description provides values for all of the input variables for every element. The
elements in turn, provide feedback in the form of implicit variables to the network
description as to how well these input variables solve the constitutive equations defining
the element. The manner in which this is accomplished is discussed in chapter 2.
The equations defining an electrical device are subroutines of SEPSIP written in the
C programming Language. This allows for very detailed and complex models to be
incorporated in simulations. It also requires a detailed knowledge of programming in C.
Once a device description has been written however, its inclusion into network descriptions
18

is easy. The concept of using SEPSIP is that initially a number of device descriptions are
written to describe the various elements of a shipboard system. Once this library of devices
has been created, simulations can be conducted by constructing networks interconnecting
the devices models selected from the established library.
1.4 Significance of Thesis
The discussions presented in the previous sections demonstrate the need for a computer
analysis tool for simulating shipboard electrical distribution systems. SEPSIP, the program
written as a part of this thesis, is capable of conducting the desired simulations if time is not
a constraint. The organization and user interface of SEPSIP has been optimized to simulate
electrical distribution systems such as those found onboard warships. SEPSIP still requires
optimization to improve the speed in which it completes simulations. In this regard, potential
improvements to SEPSIP are included in chapter 6.
The general nature in which SEPSIP organizes and solves systems of nonlinear equa-
tions has applications outside ofelectrical power engineering. Any physical system composed
of a topological network interconnecting nonlinear dynamic elements can be modelled with
SEPSIP. The author in fact, has successfully used SEPSIP to conduct a nonlinear dynamic
simulation of the motions of a submarine in response to control surface deflections. For this
simulation devices were created which related the motions of the bare hull and various
appendages to the forces and torques on the center of the submarine. The results of this
simulation correctly predicted dynamic responses that can not be derived from conventional
linear theory.
1.5 Outline of Thesis
The following chapters are organized to correspond to the four design elements used
to create SEPSIP. The second chapter describes the theory and strategy that define the
requirements and properties of SEPSIP. The third chapter is a "user's manual" that describes
how the requirements of chapter 2 were implemented. Chapter four presents eight device
-19

descriptions created for SEPSIP to demonstrate its usefulness. Chapter five uses the devices
of chapter four to conduct actual simulations and where possible, to verify the results from
SEPSIP with known responses.
Chapter six provides an assessment of SEPSIP and lists a number of possible
improvements for the program. The appendices provide listings of source code and




THEORY OF THE COMPUTATIONAL METHOD
2.1 General Strategy
The principle underlying the organization of SEPSIP is that the constitutive relations
of the elements of a power system should be separated from the nodal equations describing
the network interconnecting the elements. In electrical systems, a node is the electrical
connection between two or more elements. The current entering or leaving a node must
conform to Kirchhoff's Current Law which states that the sum of the currents entering a node
is equal to the sum of the currents leaving the node. Additionally, the voltage at a node is
the same for every element attached to it. The role of the constitutive relations is to relate
the voltages of the nodes an element is connected to, to the currents resulting from the element
that enter and leave those same nodes. These principles are fulfilled in SEPSIP by implicitly
defining all of the network voltages, currents, and other variables within the constitutive
equations defining the individual elements. During each interval of the time domain simu-
lation, the network variables are systematically varied so that Kirchhoff's current law is
always satisfied and until all the implicitly defined constitutive equations are satisfied.
The advantage to this method is that each element can be treated separately from all
the other elements. The element models need not be concerned with the other elements they
are connected to. It is the responsibility of the network equations to provide input variables
that satisfy the element's constitutive relations, and still satisfy the nodal equations. The
purpose of defining the constitutive relations implicitly is to provide feedback to the network
equations that indicate how far off the input variables provided by the network are from
satisfying the constitutive relations. This feedback is used to make corrections to the input
variables until all of the constitutive relations are satisfied.




F(x) = Q [1]
where
x = Network Variable Vector
F() =A vector operator (potentially nonlinear) that describes the constitutive equations.
If an x is chosen so that the constitutive equations are not fulfilled, then [1] will not be true.
Instead, an implicit vector can be defined:
l = F(x) [2]
Each element then, will have its own x and corresponding implicit vector. The role of
the network is to choose appropriate x vectors that satisfy the network nodal equations and
result in the 7 vectors having zero length.
EXAMPLE:
A resistor is a simple example for illustrating this principle of defining constitutive
equations implicitly. A resistor is a device that connects two nodes and satisfies Ohm's Law.
If we define the voltages at the two nodes to be v and v, and the current entering the resistor
from the two nodes to be io and i,, then the constitutive relations for the resistor are:








Since a resistor is a linear device, the constitutive relation can be expressed as a matrix
equation of the form:
/ =




Since a resistor is a linear element, the matrix in the above equation is also the Jacobian
matrix for the device.
2.2 Device Definitions
In the language of SEPSIP, a device is a mathematical model of a piece of electrical
equipment. Examples of devices are models of synchronous generators, transmission lines,
breakers, induction motors, and resistive loads. A device is differentiated from an element
in that an element is a particular example of a device. For example, element GTG1 may
represent the 2000 KW gas turbine generator located in the forward engine room of a
destroyer. Part of GTGl's description would be that it is a device of type KYI 03 which
indicates which equations should be used to model GTG1. There could also be a GTG2 of
type KYI 03. A device is characterized by the equations which relate the variables that
represent the interaction of the device with everything else external to itself. Examples of
device variables include voltages, currents, speeds, forces, torques, position of switches,
temperature, and pressure. These variables can be organized into a number of categories








































2.2.1 Input Variables : Interacting with the Network
Input variables are those variables which interact with other devices through the
network description. The network description consists of a number of nodes each having
one or more subnodes. The node itselfhas no mathematical significance, it merely organizes
subnodes into easily understood groups. The subnodes on the other hand, specify which
network law should be applied to the input variables attached to it. Every input variable is
assigned to one and only one subnode of a node. Each subnode however, can have an
unlimited number of input variables assigned to it. There are four types of subnodes to
which a variable can be connected to: voltage subnodes, reference voltage subnodes, current
subnodes and reference current subnodes.
As an example, a node connecting a three phase motor to a transmission line would
contain six subnodes: 3 voltage subnodes to relate each of the voltage phases and 3 current




All of the input variables attached to a voltage subnode are assigned the same value
at all times. This voltage subnode value becomes one of the system variables that must
be solved for. Although primarily used for communicating voltages, a voltage subnode
can also be used to communicate other information between two devices. Examples include
load sharing information and load shedding information.
2.2.1.2 Reference Voltage Subnodes
A reference voltage subnode is identical to a voltage subnode with the exception that
the subnode voltage is specified as a fixed value and therefore is not a system variable. A
reference voltage subnode must be used to set the ground potential, and may be used to
set fixed operating points for certain elements.
2.2.1.3 Current Subnodes
A current subnode relates the variables attached to it by a conservation law which in
electrical terms is known as Kirchhoff's Current Law. This law states that the sum of the
variables attached to a current subnode is identically zero. In SEPSIP, this is accomplished
by assigning the first variable attached to a current subnode the negative sum of the other
attached variables. All of the input variables after the first one connected to the current
subnode become system variables that must be solved for. The convention for current
direction is that the current always enters the device and leaves a subnode.
2.2.1.4 Reference Current Subnodes
A reference current subnode does not satisfy Kirchhoff's Current Law. All of the
input variables attached to it become system variables. In most simulations, Kirchhoff's
Current Law at one subnode is a linear combination of all the Kirchhoff's Current Law
equations from the other current subnodes. To specify the law again would result in either





Parameters are variables that do not change through out a simulation. They are used
when defining an element to customize a device model to fit the properties of a particular
electrical component. Examples of parameters are resistances, inductances, capacitances,
time constants, bias voltages, and saturation points.
2.2.3 Implicit Definition of Input Variables
An important requirement for the equations describing a device is that the input
variables must be implicitly defined. The network balancing algorithms determine the values
the input variables take on. The device description provides information (feedback) as to
how closely the implicit equations are satisfied through implicit variables. Implicit variables
have a value of zero when their corresponding implicit equations are satisfied. One way to
look at this process is to view a device as a transfer function between the input variables
and the implicit variables. The Network then uses the implicit variables to iteratively
generate the input variables until the implicit variables are driven to zero.
2.2.4 Implicit Variable Selection : Rotating and Translating Axes
One has a lot of latitude in defining the implicit variables. The easiest method is to
write the constitutive equations, move everything over to one side, then define this quantity
to be the implicit variable. This is the technique used in the last example which modelled






Take a diode for example. A simple model for a diode is a switch that allows positive
current to flow when the voltage across it 0.6 volts. Once current is flowing through the
diode, the voltage drop across it is maintained at 0.6 volts. As with the resistor, the input
variables are defined: v and v, for the voltages, and ^ and i, for the currents. The constitutive
relations are:
iQ = : v - v, < 0.6
v - v, = 0.6 : i >
io+ i, =




°"iv -v1 -0.6 : Vo-v^O.6)
I
i
= i + h
This definition unfortunately, works badly in many circumstances. To begin with, the
definition allows for negative current to flow when the diode is forward biased. Another
problem is that the implicit variable I is discontinuous at the boundary where v - v
x
= 0.6.
This type of discontinuity will usually cause much difficulty when trying to iteratively solve
equations with most standard techniques (Such as the Newton Raphson method used in
SEPSIP). In general, keeping the highest possible order derivative continuous across a
boundary will help tremendously in achieving a numerically stable solution.
The definition of 1$ can be greatly improved by defining a new set of axes centered
on the boundary point (v = v - v, = 0.6 and io = 0) and rotated 45 degrees. The transformation
matrix to the new x and y variables is given by:




Io can then be defined to be:
I = y-lx\
This definition for 1^ is continuous. The discontinuity has been moved to the first
derivative. For simple simulations where the voltage across the diode is not changing very
rapidly compared to the simulation time increment, this definition for Io will normally work.
Normally, one would like to have even higher order derivatives continuous to ensure
numerical stability. This can only truly be done in this case by changing the constitutive
equation to reflect more characteristics of a physical diode.
Even if the constitutive law of the diode is changed to make the slope continuous, the
method outlined above for rotating axes should still be used. This is because most numerical
methods rely on the partial derivatives of the implicit variables with respect to the input
variables in the form of a Jacobian Matrix to update the last guess for the input variable. A
very steep slope results in a Jacobian element being very large and the potential of having
a floating point overflow when the Jacobian matrix is created or inverted. An overflow can
also occur when the corrections to the input variables cause the recalculated implicit variable
to overflow. In general, when the slope of the v/i characteristic has a section with a very
steep slope, the axes should be rotated so that the maximum slope is minimized.
Another consideration when defining implicit variables is choosing the magnitude
correctly. Since an exact solution which results in all the implicit variables being identically
zero may not be possible due to time constraints or round off error, every iterative scheme
relies on a method for determining when the implicit variables are close enough to zero.
One way is to compare the root mean square of the implicit variables with a preset number.
If this method is used, the order of magnitude of all the implicit variables should be the same
for the same order of magnitude inputs. Otherwise, certain variables would be allowed to
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vary more than other variables. For example, one voltage may be known to within a 1%
error while another may be known to within a 0.1% error. Of course, if this effect is desired,
one can easily weight an implicit variable by an arbitrary constant.
2.2.5 Data Storage : State Variables
A number of device models require the condition of the device during the last time
increment be known. This information is conveyed to the model through state variables.
Examples of states include the voltage and current of a capacitor or inductor, position of
switches, position of breakers, time since a specific event occurred, and peak values of
specific variables. One could conceivably use the state variables to store the time history
of a variable to determine averages or other statistical or spectral properties.
2.2.6 External Inputs
External Inputs allow the user to interact with device models. The user can create a
queue which contains the values an external input takes on at specified times. Uses for
external inputs include position of switches, control waveforms, reference voltages, input
waveforms from another program, controlling the configuration of an element.
2.2.7 External Outputs
External Outputs (along with External Inputs and Voltage Subnode voltages) are
variables the user is allowed to monitor during the simulation. Therefore, any quantity that
a user may be interested in should be defined as an external output variable. The user still
has the choice as to which external outputs to see, so there is no problem with defining a
number of output variables. External Output variables can also be stored in files for plotting
at a later time.
2.2.8 Integration Techniques
Constitutive equations for devices often require the integration of a time derivative.
Any textbook on numerical methods will provide a large selection of integration algorithms
along with methods of determining their accuracy and stability. For most simulations
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however, there are three methods that work well. The first is the Euler Forward method
which is considered an explicit technique since it requires knowldege only of the values of
the variables during the past time step.
dx
The Euler Forward method is particularly suited for occasions when the differential
equation has a strong mode that is much slower than the simulation time step. For systems
withmany modes , the Euler Forward method can eliminate the need to add additional implicit
variables and associated input variables. The drawback of the Euler Forward method is that
it requires small time steps for fast modes.
The Euler Backward method is similar to the Euler Forward method with the exception
that the variables are evaluated at their present values instead of their old values. The Euler
Backward Method is thus an implicit scheme since it uses present values to specify another
present value. Since most devices will have several implicit variables to offset input vari-
ables, there is usually no extra computational burden in using an implicit scheme.
x=xM + dty
The Euler Backward method should normally be used where the possibility exists that
the time increment will be longer than the time constant associated with any ofthe differential
equations.






Whenever possible, one should use the trapezoidal rule due to its greater accuracy.
However, when its use requires the addition of input variables to compensate for additional
implicit variables, the Euler forward method should be considered.
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There also exists a modified Trapezoidal method where the weights for y and y ,d differ
from 0.5 . Weighting y slightly more helps prevent instabilities when the time step approaches
the characteristic time constant of the equation.
2.2.9 Modelling Transfer Functions
Many devices have components that are modelled as transfer functions using Laplace
Transforms. A common example has the form:
Cs+D
AY







This equation can be incorporated in the definition of a more complicated device or can be
defined seperately as its own device.
2.2.10 Jacobian Construction
SEPSIP uses a Jacobian Matrix to determine the corrections to the input variables in
order to drive the implicit variables to zero. The elements of the Jacobian Matrix are the
partial derivatives of the implicit variables with respect to all of the input variables. In other
words, the Jacobian Matrix gives the slopes of the implicit surface in the directions of each
of the input variables.









SEPSIP allows for the Jacobian to be calculated in two different methods. The device
description can generate the Jacobian, or the network will approximate it. Normally the
device description should create the Jacobian in the interest of speed and control over how
it is created. It usually isn't too difficult to come up with analytic expressions describing
the partials of the implicit variables. If desired, the network approximates the Jacobian by
varying the input variables a small amount in either direction, and noting how much the
implicit variables change. The change in the implicit variable divided by the change in an
input variable is usually a fair approximation for the partial derivative.
Another advantage to having the device description generate the Jacobian is that the
device description doesn't have to generate the real Jacobian matrix. If a value larger in
magnitude than the partial derivative is substituted for an element of the Jacobian Matrix,
the corrections to the input variables will result in the implicit variable being driven to zero
more slowly. This can be advantageous near discontinuities of the constitutive equations
and discontinuities in their first derivatives where one may want to retard the transition from
one side of a discontinuity to the other.
Replacing an element of a Jacobian Matrix with a value smaller in magnitude than the
partial derivative will usually result in a numerically unstable simulation. The corrections
to the input variables will be larger than needed to drive the implicit variable to zero. The
implicit variable will usually oscillate around zero and grow in magnitude with time.
2.3 ELEMENT DESCRIPTIONS
As described earlier, an element is a particular example of a device. A resistor for
example, could be a device, while Rl 1 which is a specific circuit element of type resistor
having a resistance of 47 ohms would be an element. Elements are differentiated from each
other by their names, device type, and parameter specification. The first section of the input




The network is described by assigning all of the input variables from all of the elements
to one and only one subnode. The subnodes in turn, are organized into groups called nodes.
The purpose ofthe subnode is to relate the input variables ofone element to the input variables
of another variable. The nature of the relationship is determined by specifying the subnode
to be either a voltage subnode or a current subnode. The relationship is further modified if
the subnode is classified as a reference subnode.
Once the network is specified, system variables can be defined. System variables are
members ofthe smallest subset ofthe input variables from which all ofthe other input variables
can be derived from by using the relational properties of the subnodes. For a well defined
simulation, the number of system variables will equal the total number of implicit variables.
If the two numbers are not equal, there will either be many solutions to the simulation, or
none at all. SEPSIP will not conduct a simulation unless the number of system variable does
indeed equal the total number of implicit variables.
2.4.1 Voltage Subnodes
The input variables at a voltage subnode are all set equal to the subnode voltage which
is a system variable (unless designated a reference subnode). As its name implies, a voltage
subnode's purpose is to specify potential values. The potential value need not only be
voltages however. Temperature, pressure, position, deflection, and Boolean states can also
be communicated through voltage subnodes.
2.4.2 Current Subnodes
Input variables assigned to a current subnode satisfy Kirchhoff' s Current Law (unless
designated a reference subnode). The first input variable attached to the current subnode
is set equal to the negative sum of all the remaining input variables attached to the subnode.
All of the remaining input variables are system variables. The current subnode can therefore
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be used where input variables must satisfy a conservation law through the network. Forces,
torques, fluid flow rates and power flow can also be handled in addition to electrical current
by the current subnode.
2.5 Reference Subnodes
To match the number of implicit variables with the number of system variables or to
ensure there is a unique solution, it may be necessary to designate one or more subnodes a
reference subnode. If a voltage subnode is specified to be a reference subnode, its value is
always set to a user selected preset value. The normal usage would be to declare the ground
voltage subnode to be a reference with zero value. Reference voltage subnodes can also be
used to simulate power supply voltage busses.
Reference current subnodes do not satisfy KirchhofF s current law. All of the input
variables attached to them are designated system variables. In a closed system (i.e. one where
the conservation law applies at every current subnode and in every element through out the
system), Kirchhoff's current law at one of the current subnodes will be a linear combination
of all the other Kirchhoff's current law equations at the other current subnodes. Therefore,
the sum of the currents entering the reference subnode will automatically be zero.
Reference current subnodes also provide a way to leave input variables unterminated.
This property can be used by device descriptions to increase the number of implicit variables
used to represent the relations defining the device. Normally, when modelling electrical
devices, one implicit equation should be provided for each terminal (which corresponds to
two input variables : one voltage, and one current). This can be seen if we define:
m = number of terminals (voltage-current pairs) in the system
n = number of subnodes in the system
r
s
= number of reference current subnodes
r
v
= number of reference voltage subnodes
Nv = number of system variables due to voltage subnodes
N, = number of system variables due to current subnodes
N
c




Nv = n - rv
Nj = m - n + r,
N
e
= Nj + Nv = m - rv + r;
Since electrical devices deal with potential differences, rather than with the absolute
magnitude of the potential, a reference potential is required to fix one of the nodes. As
explained above, a reference current subnode is also required to prevent a singular system.
The total number of implicit variables must therefore equal the number of terminals.
If a device description requires more implicit variables than it has terminals, extra input
variables must be provided for the excess implicit variables. These variables should be
attached to a reference current subnode or to separate voltage subnodes.
2.6 Conducting the Simulation
The simulation of the system described by the network description is carried out by
solving a system of nonlinear equations at each time increment. Each nonlinear equation
corresponds to the definition of an implicit variable which has a value of zero when the system
is balanced. To balance the system, an initial guess is first made for all the system variables.
For the first time step, the user may specify the guess, otherwise the system variables are all
set to zero. For the remaining time steps, the results of the previous time step are used. The
total number of independent system variables is considerably smaller than the total number
of input variables since a number of the input variables are related through the network
definition. For example, all the input variables attached to a voltage subnode are always
given the same value. From the system variables, all of the input variables to each of the
elements is derived from a description of the network topology. Using these values of the
input variables, the implicit variables are calculated for each of the elements. If the mean
square value of all the implicit variables are below a specified threshold, then the system is
considered balanced. If the mean square value is larger than the threshold, then the system
Jacobian matrix is constructed. The system Jacobian matrix consists of the partial derivatives
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of the implicit variables with respect to each of the independent system variables. It is
fabricated by piecing together the Jacobian matrices of all the elements. Inverting and
multiplying the system Jacobian matrix by the vector containing the implicit variables pro-
vides a correction to the independent system variables. Once the corrections are subtracted
from the independent system variables, the implicit variables are recalculated and the
balancing process continues until the system is balanced. Once balanced, results are printed,
state variables and external input variables are updated, and the time counter is incremented.
In this manner, the simulation is stepped through time.
2.6.1 Setup
During the setup stage, two arrays of data structures are created to describe the network
topology in a compact form. The first array describes all of the independent system variables
and how they relate to the input variables of the individual elements. The second array
keeps track of which implicit variable belongs to which element.
Each data structure for the system variable array consists of three subarrays. The
number of entries in all three subarrays is equal to the number of input variables associated
with the system variable. For a non-reference voltage subnode, all of the input variables
attached to it will be associated with one system variable and will therefore each have entries
in the three subarrays. A reference voltage subnode has a specified value and therefore is
not associated with any of the system variables. For a reference current subnode, all of the
input variables attached to it are separate system variables whose corresponding subarrays
will contain only one entry. A non-reference current subnode's first input variable is set
equal to the negative sum of the remaining input variables. Each of the remaining input
variables is associated with one system variable whose subarrays have two elements: The




The first subarray for each system variable data structure contains integer offsets to
the array of elements. The second subarray contains integer offsets to the input variable list
within the element description. The third subarray contains a multiplier that is used in
constructing the system Jacobian matrix. Normally this multiplier has a value of 1.0, but
for the special case of a system variable corresponding to an input variable attached to a
non-reference current subnode, the first entry has a value of -1 .0 to account for the fact that
the first variable associated with a current subnode is the negative sum of the remaining
variables.
The data structures for the implicit variable structure array contain only two integer
offsets. The first is an offset for the array of elements and the second is the offset in the
array of implicit variables for the element. In this manner, all of the implicit variables can
easily be referenced.
The setup section also creates an implicit variable cross-reference array in the
description ofeach element that specifies which entry in the implicit variable structure array
to which each of the implicit variables of the element corresponds.
2.6.2 Initialization
Before the simulation starts, all of the input variables, state variables, and external
input variables are initialized. The initial values for the state variables are actually applied
to the time increment immediately before the start of the simulation (old state variables).
The input variables are initialized in a two step process. First, an array of system input
variables is initialized. Then from the network description, the input variables for all of the
elements are derived. If a variable is not explicitly initialized by the user, it is set to zero.
2.6.3 Updating External Inputs
The external input variables are updated at each time increment by scanning the
external input queue for variable changes that occur before the present system time. All of
the external input variables scheduled for a change in value are then updated.
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2.6.4 Balancing the System
The process of finding a set of input variables that simultaneously satisfies all the
network equations and all the implicit equations of the elements is known as balancing the
system. The procedure involves calculating the implicit variables, constructing a system
Jacobian matrix, calculating corrections to the input variables, and repeating the process
until the implicit variables are within tolerable limits of zero.
2.6.4.1 Calculating Implicit Variables
The first step in balancing the system is calculating the implicit variables. The
functions describing each of the elements are called one at a time and provided with the
appropriate input variables. These functions use the input variables along with the external
input variables and the state variables calculated in the previous time step to generate the
implicit variables.
Once all of the implicit variables have been calculated, they are assembled into an
implict variable array in the order specified in the implicit variable structure array con-
structed in the setup phase. The mean square value of all the implicit variables is also
calculated and if its magnitude is smaller than a predefined amount, the sytem is considered
balanced and the program jumps to printing the results out.
2.6.4.2 Manufacturing System Jacobian Matrix
The system Jacobian matrix is generated by piecing together the Jacobian matrices
for each of the elements. The elemental Jacobian matrix can be generated by the function
which also produces the implicit variables, or it can be approximated numerically. The
function that returns the implicit variables also returns a flag indicating whether or not the
Jacobian matrix was calculated. If the matrix was not constructed, it is manufactured by
varying each of the input variables slightly and approximating the partial derivatives by
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dividing the differences between the resulting implicit variables by the differences of the
input variables. The percentage change and the minimum change in the input variables
can be specified by the operator.
The system Jacobian Matrix is constructed one column at a time. Each column has
its associated structure in the input variable structure array that specifies which elements
and input variables contribute to that column. Knowing the element and the input variable
is enough knowledge to extract the appropriate column from the element Jacobian matrix.
Whichrow in the system Jacobian matrix to insert each ofthe entries ofthe element Jacobian
column is provided by the implicit variable cross reference array. By stepping through
each of the structures of the input variable structure array, the entire system Jacobian matrix
can be constructed.
One result of separating the creation of the system Jacobian matrix from the element
Jacobian matrices is that extra work is done in creating columns in the element Jacobian
matrices that do not contribute anything to the System Jacobian. This arises whenever an
input variable is attached to a reference voltage subnode. Since a reference voltage node
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2.6.4.3 Calculating Variable Corrections via Newton-Raphson
Once the system Jacobian matrix / and the implicit variable vector i are created,
corrections to the input variable vectorx can be calculated via the Newton-Raphson method.
The matrix equation Jx = I is solved using Gaussian Elimination with partial pivoting. If
the Jacobian Matrix is singular, the Gaussian Elimination will fail due to the inability to
get a non-zero number in the pivot element. If this occurs, the simulation halts with an
error message.
After the corrections have been applied to the input variable vector, the implicit
variables are recalculated and the process continues until the mean error of the implict
variables is within tolerable limits of zero, or until a predetermined number of iterations
have been made. If the iteration limit is reached, the simulation has failed to converge on
a solution is halted with an error message.
2.6.5 Printing Results
Since the operator can specify a printing time increment different from the simulation
time increment, a test is made to determine whether or not any results should be printed. If
the test is successful, all of the variables designated to be displayed in the simulation section
of the input file are printed to the screen, or to a file if one was specified by the operator.
2.6.6 Updating State Variables and Time Counter
The state variables are produced by the function that also calculates the implicit
variables. Once the system is balanced, these state variables are moved to another array
called the old state variable array which can be used during the next time increment.
The time variable is also updated by adding the specified time increment. If the time
variable exceeds the maximum time of the simulation, the simulation is terminated and





The Newton-Raphson method is only guaranteed to converge on a solution if the
initial guess is sufficiendy close to the solution. Unfortunately, it is very difficult to
determine how close, 'sufficiently close' is. If the time increment is small enough, the
input variables should not change appreciably. Hence using the results of the previous
time increment as a first guess usually produces good results. There are two occasions
however, when this may not hold. First, during the initial balancing of the system, the
initial guesses are provided by the user. If these guesses are not sufficiendy close to the
solution, the system will not converge. Another situation that may occur during the
execution of a simulation is that a discrete event may occur that changes the configuration.
The solution to the new configuration may not be sufficiendy close to the solution of the
old configuration to guarantee stability.
2.6.7.2 Singular Jacobian Matrix
The simulation can also fail if the System Jacobian Matrix is singular and therefore
uninvertable. This can occur if the network is defined poorly or if a discrete event results
in a poorly defined network. Systems incorporating switches or breakers are particularly
susceptible to this problem. (If two switches are connected in series and both opened, their
implicit variables would be set equal to the terminal currents. The current subnode con-
necting the two switches would further equate the two attached currents and thereby
overspecify them. Furthermore, the voltage of the connecting voltage subnode would not
be implicitly defined anywhere.)
2.6.7.3 Non-Unique Solutions
In nonlinear systems, it is often possible for more than one set of input variables to
satisfy all of the constitutive relations and network equations. For these systems, it is very
important to provide the solution with the best possible intitial guesses in order for the
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system to converge on the desired solution. Once the simulation has started, using the
results of the previous time step as an initial guess should normally result in convergence
to the proper solution. This method for determing the initial input variables can still fail
during time steps in which system reconfigurations have taken place that result in certain








SEPSIP is a simulation program optimized for solving lumped parameter systems with
elements that are described by nonlinear constitutive equations. The program is written in
the C programming language and is presently running under the UNIX operating system on
Digital Equipment CorporationVAX Workstation II and VAX Workstation 2000 computers.
The files are located in the sepsip subdirectory of the 13.41 1 Course Locker of MIT's Project
ATHENA. SEPSIP should be easily adapted to other computers and operating systems since
a minimum of machine specific routines have been used.
Running a simulation with SEPSIP is a three stage process. First, an input file must be
created with a text editor such as EMACS. The simulation is then carried out by the SEPSIP
program with the results printed to an output file. Finally, the output file is printed directly
out or sent to a plotting program such as NORPLOT for viewing.
This chapter describes how to create an input file and lists the commands available
when executing SEPSIP. Actual examples of input files can be found in Chapter 5.
3.2 Data Entry Conventions
Much effort has been made to ease the task of creating the input files for SEPSIP. The
input files are very loosely structured in the sense that data need not be entered in specific
columns, comments can be inserted anywhere, other files can be referenced through "include"




Virtually all of the printing ASCII characters can be used in naming elements, vari-
ables, nodes and subnodes. To prevent confusing the program, in addition to "white"
characters (spaces, tabs, newlines) the following characters should be avoided entirely:
Additionally, the following characters should not be used for the first character:
!#+-0123456789
These characters should not be used for the last character
.\
3.2.2 Reserved Names








All other keywords can be used, but for clarity, should be avoided.
3.2.3 Specifying Variables and Subnodes
Variables are specified in the following format:
element : variable
The colon is used to delimit the element name from the variable name. Tabs and / or spaces
between the element name and the colon and between the variable name and colon are
optional.











Spaces and tabs are used to separate data elements. Any number and combination of
spaces and tabs may be used. A data line is terminated with a "newline" character (also
known as a carriage return).
3.2.6 Continuation Lines
In general, each line of the input file must be shorter than 80 characters. This usually
is not a problem since there isn't very much information that must be included on one data
line. Continuation lines are allowed however, in the Network Description section. This
section requires the grouping of a number of variables together. It is therefore quite likely
that more than 80 characters would be required. Consequendy, for this section alone, a line
can be terminated with \ or ... to indicate the data continues on the following line.
3.2.7 Case Sensitivity
Keywords are case insensitive (Both upper and lower case letters accepted), all other
entries are case sensitive.
3.2.8 Comment Lines
Any Line beginning with a ! or # is ignored. Hence comment lines can be inserted
anywhere within the file by preceding them with ! or #. Blank lines are also ignored.
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3.3 Input File Generation
SEPSIP requires an input file to describe the simulation. This file consists of four
sections: Element Description, Network Description, Initialization, and Simulation
Description. The input file can be created or edited by any text editor.
Figure 3.3-1 Sample SEPSIP Input File
SEPSIP Input File
Element Description











rvrvolt = 0.0 = elm_la:vO = elm_2:v0
ri : current = elm_la : iO = elm_2 : iO
end
NODE A
v: volt = elm la:vl = elm 2:vl
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3.3.1 Organization -- Using INCLUDE Files
A common problem among many simulation programs is the requirement that all the
necessary information be contained in one file. For large simulations, this results in long
input files that are difficult to manage and edit. SEPSIP addresses this problem with the
include keyword. Outside any data block (A data block begins with a keyword and con-
cludes with the end statement) the keyword include followed by a filename results in the
insertion of the contents of the 'included' file at the location of the include keyword.
'Included' files may also contain include keywords. This feature allows one to organize
the input file in a number of ways. Figure 3.3.1-1 shows one method of using the include
keyword.
Figure 3.3.1-1 Using the INCLUDE Keyword
! t.all
! t.elm contains the element, descriptions
include t.elm
' t.net contains the network description
include t.net
! t.init contains the initialization section
include t . init
! t . sim contains the simulation section
include t . sim
3.3.2 ELEMENT Description
The first section of the SEPSIP input file is the ELEMENT Description. This section
defines the elements and specifies all of the parameters for the elements. A data block for
defining an element has the following format:






Element_name can be any single word as long as it conforms to the conventions of
Section 3.2. Device name is the name of the particular device. A list of available devices
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can be obtained by running SEPSIP and entering dd at the first prompt. To obtain more
information on a particular device (including a list of parameters) enter dD device_name.
A listing of all the device descriptions can be written to a file by entering dw filename.
When defining an element, all of the parameters must be specified. An error is gen-
erated whenever an end statement is reached and all of the parameters have not been provided
with values.
Elements can be defined that are not used in the network description. This allows for
the creation of a 'junk box' of parts that can be used when building and modifying the
network description. A warning will be generated when an element is defined but not used.
It is also a good idea not to have too many 'spare elements' since execution time will slow
down somewhat.
The Element Description section ends when the keyword network is encountered.
3.3.3 NETWORK Description
The keyword network signals the beginning of the network description. This section
consists of data blocks that describe each of the network nodes. All of the lines within the
data block (except the first and last) describe one subnode. Each data block has the format:
Figure 3.3.3-1 NETWORK Description
NODE node_name
subnodeind : subnode_name = elm : var = elm : var
subnode_ind : subnode_name = elm : var = elm : var
END
Node_name and subnode_name once again, can be any word following the con-
ventions of section 3.2. Node_name must also be distinct from any of the element names
as well. Subnode_ind specifies the type of subnode and consists of up to three characters,
two of which are optional. The format of the subnode_ind is:
Reference Indicator : [optional] An r as the first character ofsubnode_ind
specifies that subnode to be a reference subnode.
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Subnode Type Indicator : [mandatory] The next character must be either
an i or a v to specify the subnode as either a current or voltage subnode.
Grouping Indicator : [optional] Subnode_ind can end with a digit greater
than zero to specify the number of consecutive subnodes that should be created.
If this digit is greater than one, then that number of consecutive subnodes are
created. The first subnode will have subnode_name as its name and include all





etc. and use the next consecutive input variable for each
of the elements. This feature allows one to connect together 'multiple conductor
cables' with one single entry. Typically, this will be a 3 for three phase systems.
Subnodes can also be designated a reference subnode in the simulation section of the
input file. For clarity it is better to define all of the reference subnodes in the NETWORK
section.
In the special case of a Reference Voltage Subnode, the reference voltage may be
specified immediately following the subnode name as demonstrated in figure 3.3.3-2. This
reference voltage value however, can be overwritten by an entry in the REFERENCE block
of the SIMULATION section of the input file. If a reference voltage subnode 's voltage is




Figure 3.3.3-2 NETWORK Description Example
t .net
Norbert H. Doerry 12 March 1989
NETWORK
The following node has both reference voltage
and current subnodes
NODE gnd
rv:v = gen:vOn = load:vOn = meter :v0
ri : i = gen:iOn = load :i On
end
The next node shows how to specify each phase
independently
NODE A
v:v a = gen:vOa = sw:vOa = meter : vl
v :
v
b = gen : vOb = sw : vOb
v:v c = gen:vOc = sw:vOc
i:i a = gen:iOa = sw:iOa
i:i b = gen: lOb = sw:iOb
i:i c = gen:iOc = sw:iOc
end
The next node shows how to use the grouping indicator
NODE B
v3:v = sw:vla = load:vOa
13 : i = sw:ila = load:iOa
end
The next node shows how to use reference voltages to set
operating points
NODE GEN_REFS
rv:freq = 60.0 = gen:freq
rv:Vmag = 100.0 = gen:Vmag
end
3.3.4 INITIALIZATION Description
The Initialization Section is the only optional sectional in the input file. If a variable
is not explicitly initialized, its value is set to zero. Therefore, one only needs to initialize
the non-zero variables. The following types of variables may be initialized:




Input Variables attached to Voltage Nodes may also be initialized, but the Node Voltage
initialization will take precedence and overwrite the Input Variable initialization.
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The Initialization Section is composed of three subsections that may be entered in any
order, or omitted if not used. These three subsections are: INITIALIZE, EXTERNAL
[INPUTS INITIALIZATION], NODE VOLTAGE [INITIALIZATION].
3.3.4.1 INITIALIZE
The INITIALIZE subsection is used to initialize input and state variables for any
element. The format for this subsection is:
Figure 3.3.4.1-1 INITIALIZE subsection
INITIALIZE
element_name : variable_name value
element_name : variable_name value
element_name : variable_name value
end
Variable_name can be the name of either a state variable or the name of an input
variable. For state variables, value becomes the old state variable for the first time
increment. For input variables, value is the first guess used for input variables attached
to current subnodes. If an input variable is attached to a voltage subnode, value is ignored.
The INITIALIZE subsection ends when the keyword end is encountered.
3.3.4.2 EXTERNAL [INPUTS INITIALIZATION]
The External Inputs Initialization subsection begins with either the keywords
EXTERNAL or EXTERNAL INPUTS INITIALIZATION. Its purpose is to provide
the default values for the external input variables. The default values set in this subsection
can be overwritten by entries in the EXTERNAL INPUTS subsection of the SIMU-
LATION section.
Figure 3.3.4.2-1 EXTERNAL INPUTS INITIALIZATION Subsection
EXTERNAL INPUTS INITIALIZATION
element_name : external_input_name value
element_name : externalinputname value




3.3.4.3 NODE VOLTAGE [INITIALIZATION]
The Node Voltage Initialization subsection begins with either the keywords NODE
VOLTAGE or NODE VOLTAGE INITIALIZATION. Its purpose is to provide the
initial guesses for all the input variables attached to a voltage subnode. The subsection
ends when the keyword END is encountered.
Figure 3.3.4.3-1 NODE VOLTAGE INITIALIZATION Subsection
NODE VOLTAGE INITIALIZATION
node_name : subnode_name value
node_name : subnode_name value
node_name : subnode_name value
end
3.3.5 SIMULATION Description
The SIMULATION section begins with the keyword SIMULATION and continues
until the end of the input file is reached. The Simulation section details the manner in which

















Value is the maximum mean square error of all the implicit variables allowed for a
balanced system. Note that since CONVERGE is applied to the average of the implicit




Value is the fractional amount an input variable is changed when the network cal-
culates the Jacobian matrix of an element using the secant method. The input variable are
multiplied by (1 + value) and (1 - value) and if the difference between the two resulting
numbers is greater than twice DELTA_MIN, they are used to recalculate the implicit
variables. The differences between the implicit variables divided by the differences
between the two values of the input variables provide the column of the element Jacobian
matrix corresponding to that input variable. DELTA is only significant if at least one of
the elements used does not calculate the Jacobian matrix within its defining function.
3.3.5.3 DELTAMIN
Format: DELTAMIN value
DELTA_MIN is used in conjunction with DELTA. If when calculating an element
Jacobian matrix by the secant method, the difference between the two offset input variables
is greater than twice DELTA_MIN, then DELTA_MIN is added and subtracted from the











DISPLAY specifies which variables are written to the screen or to the specified file
when the simulation is conducted. Only external output variables and voltage subnodes




element_name : external_input_variable_name value time
element_name : external_input_variable_name value time
element_name : external_input_variable_name value time
end
EXTERNAL INPUT provides the information needed to produce an external input
queue that tells the simulation when the value of an external input value should be changed.




Value is the maximum number of iterations that are performed during any single
time interval in an attempt to balance the system. If the system can not be balanced in
fewer iterations, an error message is printed and the simulation is halted.
3.3.5.7 PRINTSTEP
Format: PRINTSTEP value




v : node_name : voltage_subnode_name value
v : node_name : voltage_subnode_name value
i : node_name : current_subnode_name
end
The REFERENCE subsection can declare subnodes defined in the NETWORK
section to be reference subnodes (whether or not they were defined previously to be ref-
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erence subnodes in the NETWORK section). Since the Simulation section may be
modified after an input file has been loaded into SEPSIP, this section can also be used to
vary the voltage of a reference voltage subnode between simulations. Value overrides the
default value provided in the NETWORK description section.
3.3.5.9 TIMESTEP
Format: TIMESTEP value
Value is the time step used in calculating the simulation.
3.3.5.10 TMIN
Format: TMIN value
Value is the initial value that the time counter is initialized to. After each time the
system is balanced, the time counter is incremented by the TIME_STEP.
3.3.5.11 TMAX
Format: TMAX value
Value is the largest value that the time counter can take on. If the time counter
exceeds value, the simulation is successfully concluded and control passes back to the
main menu of SEPSIP.
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3.4 Running the Simulation
3.4.1 Starting SEPSIP
The method for executing the SEPSIP program depends on the operating system being





athena% /mit/13.41 1/sepsip/sepsip inputJFilename
The program starts by printing a welcome message followed by the version number
and date. If input_filename is specified, it is loaded. Any errors detected are listed as well
as the opening of any include files. SEPSIP then enters the main menu and prompts for the
first command.
3.4.2 Command Entry Conventions
3.4.2.1 SEPSIP Menus
SEPSIP is a menu oriented program consisting of one main menu and several sub-
menus. The menus are organized in two columns: The first contains single characters
used to execute the commands listed in the second column. After the menu is displayed,
the user can enter the character corresponding to the desired command followed by a
carriage return.
Several of the menus will have a variable number of options depending on the state
of the simulation. If a valid input file has not been loaded for example, the main menu
will not have the Conduct Simulation or Continue commands available since they would
be meaningless.
The Conduct Simulation (option s) and Continue ("option c) commands from the
main menu can be followed by an output filename. If a filename is specified, output from




SEPSIP allows one to execute an option in a submenu directly from the main menu
by entering the character that executes the submenu followed by the desired character from
that submenu. These two characters can be separated by spaces or tabs and can also be
followed by whatever input text is required by the selected command.
Examples:
dd (displays device summary)
fc /mit/yourname (changes the working directory)
u p t.plot (executes plotting program with argument t.plot)
3.4.2.3 Input Filename Specification
In several of the options, the user is prompted for an input filename. Any existing
file can be entered, including a path specification if required. If a default filename is
offered, a carriage return will select the default. If no default filename is presented, a
carriage return will terminate the command. Should SEPSIP be unable to open the file,
another filename is prompted for. Entering ? as a filename results in the listing of the
current directory. A q terminates the command.
3.4.2.4 Output Filename Specification
An Output filename can be specified for several commands. Any filename recognized
as legal by the operating system may be used. If a default filename is offered, a carriage
return will select the default. If no default filename is presented, or if the filename stdout
is entered, a carriage return will result in the file being listed on the screen. If for some
reason, SEPSIP is unable to open the file, another filename is prompted for. Entering ?




This section lists all the commands available in SEPSIP. A more detailed explanation
of the commands is provided in the following sections.
c [file] Continue simulation
d Switch to Display Data menu
dc [dir] Change Working Directory
dd Display Device Summary
dD Display Device Data
de Display Element Summary
dE Display Element Data
dn Display Network Summary
dq Quit Display Data menu
dw [file] Write Device Data File
e Switch to Edit Simulation Parameters Menu
ed Switch to Edit Display Variable list Menu
eda Add Variable to Display Variable list
edd Delete Variable from Display Variable list
edq Quit Edit Display Variable list Menu
ej Edit Jacobian Parameters
eq Quit Edit Simulation Parameters Menu
er Edit Reference Voltage Subnode Voltages
et Edit Time Parameters
f Switch to File Options Menu
fd [file] Dump Simulation State
fi [file] Save INITIALIZATION Section
fl [file] Load INITIALIZATION Section
fq Quit File Options Menu
fs [file] Save SIMULATION Section
fS [file] Load SIMULATION Section
q Quit : Terminate SEPSIP program
s [file] Conduct Simulation
u Switch to Utility Menu
ue [file] Execute EMACS text editor
up [file] Execute Norplot Plotting Package
u? Display Directory
u% [cmd] Execute System Command
u+ Perform Screendump to the default printer
3.4.4 Main Menu
This section describes all the commands available in SEPSIP. For each command,
the format for executing it from the main menu is presented along with a description of the







The Continue command is only available if a valid input file has been loaded and a
simulation has already been conducted. Its purpose is to allow the simulation to continue
without reinitializing any of the variables. To use this command though, tmax must be
changed to a higher value that corresponds to the new desired ending time.
If Continue is invoked without a filename, the results of the simulation are displayed
on the screen, otherwise the results are written to the specified file.




Display Data presents a submenu with the following options:
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This command changes the working directory for specifying both input and output
files. If a directory name is not specified on the command line, the user is prompted for
one. For systems operating under the UNIX operating system, this is the only method
available since a cd command executed as a system call will not work. 1
3.4.4.2.2 d d Display Device Summary
Format:
dd
Display Device Summary lists the names of all the available devices.
1 Under UNIX, when a system call is made from a program, a new shell is created for the
specified command to be executed in. When the command terminates, the shell disappears.
Therefore, if a cd command is executed, it will change the directory in the new shell and
then terminate. The new shell will immediately disappear and control will pass back to the
old shell whose working directory was never altered.
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Display Device Data provides detailed information about a particular device. If
device_name is not specified, it will be prompted for. All of the variable names associated
with device_name are listed.
3.4.4.2.4 d e Display Element Summary
Format:
de
Display Element Summary is only available if a valid input file has been loaded.
All of the defined elements are listed along with which devices they are associated with.
If an element is not used in the network description, its entry is appended with
"*** Not Used ***".
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Display Element Data is only available if a valid input file has been loaded. If
element_name is not specified, it is prompted for. All of the variables associated with
element_name and their values are listed.
3.4.4.2.6 d n Display Network Summary
Format:
dn
Display Network Summary is only available if a valid input file has been loaded.
For each node, the constitutive subnodes and their attached variables are displayed. After
all the data for a node has been presented, the user is prompted to enter a carriage return
to continue. If a q is entered instead, the command is terminated. A b will result in the
previous node being listed.
3.4.4.2.7 d q Quit
Format:
dq
Quit returns control back to the main menu.
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3.4.4.2.8 d w Write Device Data File
Format:
dw
dw device data filename
Write Device Data File prints out all of the device data for all of the devices. If
device_data_filename is not specified, the user is prompted for it. For a particular device,
this command presents all the same information as Display Device Data




Edit Simulation Parameters presents a submenu for editing data from the simulation








Edit Display Variables presents a submenu for adding and subtracting variables
from the display variable list. In addition to the submenu, all of the variables presently
on the list are displayed. The values of the variables on this list are displayed during the
simulation in increments of print_step as set in the input file or by Edit Time Parameters.
3.4.4.3.1.1 a Add Display Variable
Format:
eda
eda element_name : external_output_variable
eda element_name : external_input_variable
eda node_name : voltage_subnode_name
Add Display Variable adds a variable to the display variable list. External Input,
External Output, and Voltage Subnodes may all be specified.
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3.4.4.3.1.2 d Delete Display Variable
Format:
edd
edd element_name : external_output_variabIe
edd element_name : external_input_variable
edd node_name : voltage_subnode_name




Quit returns to the Edit Simulation Parameters submenu
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3.4.4.3.2 e j Edit Jacobian Parameters
Format:
edj






The user is prompted to enter a new value for each of these parameters. If a carriage
return alone is entered, the default value is used. If a q is entered, the command is
terminated. A b allows the previous variable to be changed.
3.4.4.3.3 e q Quit
Format:
eq
Quit returns control back to the main menu.
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3.4.4.3.4 e r Edit Reference Voltage Subnode
Format:
er
er node_name : reference_voltage_subnode_name
er node_name : reference_voltage_subnode_name value
Edit Reference Voltage Subnode allows the user to change the value a reference
voltage subnode is set to. If the command is executed without specifying the subnode, a
list of the reference voltage subnodes is provided before the user is prompted for the
subnode name.
3.4.4.3.5 e t Edit Time Parameters
Format:
et






The user is prompted to enter a new value for each of these parameters. If a carriage
return alone is entered, the default value is used. If a q is entered, the command is
terminated. A b allows the previous variable to be changed.
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File Options presents a submenu for reading and writing several different types of
files.




Dump Simulation State prints to a file, the entire state of the simulation. Every
variable for every element is listed along with the system Jacobian matrix and associated
variables. While the file produced by this command may become very large, it is often
the only way to find the cause of a simulation's failure to converge.
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Save INITIALIZATION Section writes to a file, all of the current values of the
input variables, state variables, external input variables, and voltage subnode volt-
ages. This file can then be included in another input file to specify a starting point for
further simulations. This command allows one to run a simulation until steady state has
been achieved, save the initialization section, then conduct simulations to study the effects
of a disturbance on the steady state solution.




Load INTJTIALIZATION Section loads from a file, the initial values of the input
variables, state variables, external input variables, and voltage subnode voltages.
The file must conform to the format specified in section 3.3.4. The easiest way to create
this file is to use or edit a file created by the Save INITIALIZATION Section command.
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Save SIMULATION Section writes to a file, the SIMULATION Description
section of the input file as described in section 3.3.5. If stdout is used as a filename, the
SIMULATION Description section is listed on the screen. This is a fast way of seeing
all the simulation variables at once.




Load SIMULATION Section reads from a file, the SIMULATION Description
section of the input file as described in section 3.3.5. Files created with the Save SIM-
ULATION Section command can be directly loaded with this command.
3.4.4.5 q Quit
Format:








Conduct Simulation starts the simulation. If a filename is not specified, the values
of all of the variables on the display variables list are printed to the screen. If a filename
is specified, the values of the variables are printed to the designated file. A period (.) is
printed on the screen every time a line is printed to the file. This allows one to see that the





Utilities presents a submenu that is fundamentally different from the other menus in
that it is entirely user defined. The file sepsip_util.menu contains all the data required to
create and execute a menu. Appendix D describes how to edit this file to add or delete








This command executes the emacs text editor.




Norplot is a simple X-Window oriented plotting package that allows for the input
file to have multiple columns of data.




This command lists the current directory or the directory specified.
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This command allows for any system command to be executed (with the exception
of cd in UNIX).






This commmand produces hardcopy of an X-Window on the default printer or on





3.5.1 Designing the Network
Intelligently designing the network can improve the quality and numerical stability of
the simulations performed. One must always remember that the mathematical repre-
sentations for devices like inductors and capacitors are only idealized approximations of
the physical devices. Consequently, while we can physically stop the current in an inductor
instantaneously, a simulation using an ideal inductor will fail because the voltage drop across
it will become infinite. Here are a few techniques that can eliminate many of the problems
of this sort:
* All inductors should have a parallel resistance to provide a path for the flyback current to
flow and thereby limit the maximum voltage drop across the inductor
* Similarly, all capacitors should have a series resistance to limit the maximum current flow.
* A node connecting two switches in series should also have a resistance going to ground
(or across one of the switches) to prevent a floating voltage.
3.5.2 Selection of Time Increments
Choosing an appropriate time increment is very important for ensuring an accurate
simulation. If trapezoidal integration is used, a time increment that is much greater than
the associated time consant for a variable will result in that variable oscillating and probably
going unstable. For this case, the Euler Backward method works better since the mode is
assumed to have been driven to zero for the entire time increment.
dx x
A ^















If the time step is made extremely small, the amount of computer time required to
conduct the simulation becomes intolerably long with the undesired side effect of a loss of
accuracy. When the time step is extremely small, round offerror in the numerical calculations
become a significant proportion of the corrections applied to the input variables. Over time,
these errors can grow and give incorrect results.
When making the time step smaller, the CONVERGE limit must also be decreased.
Otherwise, the solution for the first time increment when applied to the second time
increment will result in an implicit error that remains within the CONVERGE limit. Thus,
the result of the first time increment becomes the solution for the second time increment.
This process is repeated for the following time increments with the net result that none of
the variables deviate from their initial values.
For systems of nonlinear equations, choosing the optimal time increment is not easy
to do in the general case. Usually one can get an acceptable value by trying to identify the
fastest mode and using a time increment somewhat smaller than the associated time constant.
Some experimentation is usually required to determine if a given choice is appropriate.
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3.5.3 Using the SIMULATION File
Since virtually all of the SIMULATION Section of the input file can be edited from
within SEPSIP. it is a good idea to make the entire SIMULATION section an include file.
This allows one to directly save any edited parameters with the Save SIMULATION
Section (fs) command. The next time the input file is loaded, all of the edited simulation
parameters will also be loaded.
3.5.4 Using the INITIAL File
Properly using INITIAL files can greatly reduce the computational time required to
conduct a simulation under certain circumstances. A typical problem may be to study the
transient response of a system originally in a steady state condition that experiences some
disturbance. Achieving the initial steady state condition may require a lot of simulation
time due to slow "start up" time constants. To eliminate the overhead time required by the
system to achieve steady state in each simulation, the INTTTIAL file allows one to conduct
an undisturbed simulation once, save the steady state solution in the INITIAL file, and use
that INITIAL file as the starting point for all further simulation work.
3.6 Adding DEVICE Descriptions
Adding a Device description to the list of available devices requires a fair amount of
effort. One or more functions must be written and compiled in the C programming language
and linked with the other SEPSIP routines. Additionally, one include file (penner.h) and a








4.1 Transmission Line Model
The transmission line model included in SEPSIP consists of a series combination of a
resistor (R) and an inductor (L). The inductor also has another resistor (R
x) in parallel with
it to account for leakage resistance. R, also helps numerically when the transmission line is
attached to a switch that opens. If R, were not included and the inductor current were forced
to zero immediately, the voltage drop across the inductor would be infinite. Rj provides a
path for the inductor current to flow and thereby allow a finite voltage drop. Since all physical
inductors have an associated leakage resistance, the inclusion of Rj better reflects the actual
transmission line characteristics.











If the transmission line is excited with a sinusoidal current, the effective resistance and


















R, Parallel Resistance for Inductor
Input Variables
Terminal Phase A Voltage
Terminal Phase B Voltage
Terminal Phase C Voltage
v la Terminal 1 Phase A Voltage
v lb Terminal 1 Phase B Voltage
v lc Terminal 1 Phaxe C Voltage
ioa Terminal Phase A Current
iob Terminal Phase B Current
i^ Terminal Phase C Current
i la Terminal 1 Phase A Current
Terminal 1 Phase B Current









L, Phase A Current
it, Phase B Current





Ib Phase B Integrator
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The implementation of the transmission line model is contained in the file f_t_line_3p.c
listed in APPENDIX C.
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4.2 Resistive - Reactive Load Model
The resistive - reactive load model included in SEPSIP consists of a three phase wye
connected impedance. Each phase of the load consists of a resistor (Rj) in parallel with a
series combination of another resistor (R; and an inductance (L). R
t
helps numerically when
the load is attached to a switch by providing a path for the inductive current to flow and
thereby prevent the voltage drop across the inductor becoming infinite.





















Phase A Terminal Voltage
Phase B Terminal Voltage
Phase C Terminal Voltage











ia Phase A Current
it, Phase B Current
\ Phase C Current
Implicit Variables
I
a Phase A Integrator




















h = vfc - ibR. [13]
/C = vc -/A [14]
Otherwise, the following Equations are used:
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Comments
The implementation of the resistive - reactive load model is contained in the file
f_rl_wye.c listed in APPENDIX C.
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4.3 Synchronous Machine Model
Synchronous machines are used as both generators and motors onboard ships. The
synchronous machine device included in SEPSIP is based on the shielding constraint model
provided in [16]. This model uses the standard per unit parameters normally provided by
generator manufacturers. All calculations are performed in the per unit system and employ
Park's transformation to remove many of the time dependencies and thereby improve the
numerical solution. 1







































Negative Sequence Reactance (PU)
Transient Reactance (PU)
D-axis Subtransient Reactance (PU)
Q-axis Subtransient Reactance (PU)
Armature Leakage Reactance (PU)
Transient Open Circuit Time Constant (sec)
D-axis Subtransient OC Time Constant (sec)
Q-axis Subtransient OC Time Constant (sec)
Armature Time Constant
Field Current for no load rated voltage (amps)
Inertia Constant (sec)
Pole Pairs
1 Park's Transformation expresses all of the voltages and currents in the reference frame of
the rotor. The stationary reference frame is referred to as the abc frame while the trans-
formed reference frame is called the dqo frame. Under normal operation, the dqo variables
are not a function of the rotor angle.
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comj Base frequency (rad/sec)
Vdb Base Phase Voltage (0 to peak)
Pbs Base Power (watts)
Input Variables
v
/0a Phase A voltage
ot, Phase B voltage
Vfc Phase C voltage
Vq,, Neutral voltage
ioa Phase A current
iob Phase B current
i^ Phase C current
vw Terminal Field winding voltage
v lf Terminal 1 Field winding voltage
iyf Terminal Field winding current
i ]f Terminal 1 Field winding current
Electrical rotor angle (radians)
(£>m Mechanical frequency (rad/sec)





Torque [turbine +] (Nm)
W
q
Internal Variable : q axis flux
x¥d Internal Variable : d axis flux
State Variables
9^ Electrical Angle state (rad)
com5 Mechanical frequency state (rad/sec)
comj Mechanical acceleration state (rad/sec
2
)
\\fd D axis flux [PU]
y^ Q axis flux [PU]
e
'
Voltage behind transient reactance [PU]
e
q
' Voltage behind Q axis subtransient reactance [PU]
e,,'' Voltage behind D axis subtransient reactance [PU]
D vd Derivative of D axis flux
D
v
Derivative of Q axis flux
D^. Derivative of voltage behind transient reactance
D^.. Derivative of voltage behind Q subtransient reactance
Ded .. Derivative of voltage behind D subtransient reactance
Implicit Variables
Issum Sum of input phase currents
Ifsum Sum of field currents
Ivo neutral voltage
Ipj D axis flux eqaution
iL Q axis flux equation
I „ Q axis subtransient equation
1^,. D axis subtransient equation







































































































































V i 1 J
D..=
dt T.i°
Perform Modified Trapezoidal Integration










































The implementation of the synchronous machine model is contained in the file
f_svnch_mach.c which is listed in APPENDIX C.































The subtransient time constants are set to zero becuase the author was unable to obtain
their true values from unclassified sources. The time constants are typically fast and




The speed governor model included in SEPSIP is based on the mechanical speed
governor on the 2000KW synchronous steam turbine generator found on an older U.S. Navy
submarine. This model is based on one developed by the author as part of a term project for
an electrical engineering machinery course [10] and is a greatly reduced version of the model
developed by Dalton [6].




















Zero Order Frequency (rad/sec)
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Comments
Equation [1] provides the steady state value for the torque corresponding to the present
rotor speed. Equations [2] and [3] calculate the actual torque being delivered in the present
time increment. Equation [4] describes the dynamics of the speed governor as a simple first
order system. The differential equation is solved using trapezoidal integration. While this
is a simple model, it does provide results consistent with the data provided in ref [6].
The Droop Factor s is in reality the Primary Amplifier Fulcrum Displacement. On older
submarines, a stepper motor attached to a set screw is used to adjust this displacement until
the desired frequency is obtained for a desired load. A normal range for s falls between





The above values are for a single pole pair generator, for a two pole pair machine, the
first three parameters should be halved.
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4.5 Voltage Regulator Model
The voltage regulator model included in SEPSIP is a simple first order transfer function
between the terminal voltage error and field voltage of a synchronous machine. The terminal
voltage is measured by subtracting the mean value of all three phases from the voltages of
phases A and B. These values are fitted to two cosine voltages that are phase shifted by 120°.
The derived terminal voltage is divided by the desired terminal voltage and subtracted from
1 . This error voltage is subjected to a first order transfer function that produces a signal
voltage that is added to 1 and multiplied by the nominal field winding voltage.
If the field voltage is driven above or below specified clipping levels, the regulator
maintains the field at the clipping voltage. Typically the lower limit for the field voltage is
about volts while the maximum is around 1 .5 to 2 times the field voltage required to maintain
the terminal voltage under full load.
This model does not represent any specific voltage regulator. However, since the
response of many voltage regulators is dominated by one eigenvalue, approximating the
dynamics by a first order lag is not a bad assumption. The clipping action of the regulator
ensures that the field voltage does not exceed reasonable bounds.












vfdbs Nominal Field winding Voltage
K Per Unit Error Gain
T
vr
Voltage Regulator Time Constant (sec)
Vfmax Maximum limit for field voltage
Vfmin Minimum limit for field voltage (clipping)
Input Variables
v 0a Phase A voltage
Vqj, Phase B voltage
v^ Phase C voltage
vw Field Winding Terminal voltage
v lf Field Winding Terminal 1 voltage
iof Field Winding Terminal current
i lf Field Winding Terminal 1 current
Vbs Desired Voltage (neutral to line peak)
(abs Reference Frequency (rad/sec)
v
t
Measured Voltage (internal variable)




Per unit error in voltage
v





I, voltmeter Phase A equation
I2 voltmeter Phase B equation
Issum Sum of Currents
i^ Transfer Function Equation
Equations


















Calculate the input and output to the transfer function
V bs
If c
clip old = 0, the regulator is not clipping:
T
vr-^ + ^,g =Kverr [9]
h = TJvsig - vsigold) + dt(.6(vsig - Kverr) + A(vsigM - Kverrold )) [10]
V = Vi/_Vo/ tU l
otherwise the regulator is clipping
r 117 Vfinin ~ \V \f ~ V0/) r , „
if c
clip ou = "I then /„ =
-^ —i i- [12]
V bs















v^^ + Dvv [15]
The sum of the field currents should be zero
Issum = iof + hf [16]
See if should clip during the next time increment
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tfv/ >v>tt„thencc/j> = l [17]
else if v
f







The implementation of the voltage regulator model is contained in the file f_volt_reg.c
listed in APPENDIX C.
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4.6 Induction Motor Model
The Induction Motor Device included in SEPSIP is based on a model of a "squirrel
cage" motor presented by Krause [17]. This model assumes the stator consists of three
windings and that the rotor can be represented by three additional windings.
Figure 4.6-1 Induction Motor









Rotor Inductance (reflected to Stator) (ohms)
Rotor Resistance (reflected to Stator) (ohms)
Moment of Inertia (Kg-m2 )
Base Frequency (rad/sec)
Pole Pairs




v0a Phase A voltage
v0b Phase B voltage
Vq,. Phase C voltage
ioa Phase A current
iot Phase B current
\K Phase C current
9 Electrical Rotor Angle (radians)
co Mechanical Frequency (rad/sec)
co Mechanical Acceleration (rad/sec")
Vq,, Neutral voltage
i^ Phase A rotor current
irt, Phase B rotor current
^ Phase C rotor current
State Variables
ksa Phase A stator flux
Xsb Phase B stator flux
Xsc Phase C stator flux
DM Phase A stator flux derivative
Dsb Phase B stator flux derivative
D
sc
Phase C stator flux derivative
XJ Phase A rotor flux
\rb
'
Phase B rotor flux
\rc
'
Phase C rotor flux
D
ra
Phase A rotor flux derivative
D^, Phase B rotor flux derivative
D
rc
Phase C rotor flux derivative
G 5 Electrical Rotor Angle (rad)
co,. Mechanical Speed (rad/sec)
co5 Mechanical Acceleration (rad/sec)
Implicit Variables
I la Phase A stator flux equation
I )b Phase B stator flux equation
I
lc
Phase C stator flux equation
Ilra Phase A rotor flux equation
1^ Phase B rotor flux equation
I lrc Phase C rotor flux equation
I
s
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The implementation of the induction motor model is contained in the file f_ind_motor.c
listed in APPENDIX C.
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4.7 Three Phase Switch Model
The Three Phase Switch model allows the user to control switches for all three phases
with one external input variable. When the external input variable commands the switches
to close, all three phase switches close at once. When commanded to open however, the
individual phase switches remain closed until a zero crossing occurs.
Since a switch changes the configuration of the network, one must ensure that both
configurations are defined properly and have a voltage reference. In particular, switches
should not be connected in series without providing some means (such as a resistor) to define
the voltage of the node connecting the two switches.






























































sa Phase A state




ia Phase A current
it, Phase B current
ic Phase C current
Implicit
1^ Phase A switch






Phase A current sum
I,b Phase B current sum
I,
c








= Vla -V0a [1]
[2]
[3]
j. = 2(*i.-k) [41
h=^(h b -iob) [5]
ic = ~(hc-ioc) [61
If the Switch is commanded closed:
sa =sb = se = l [7]








Calculate the implicit variables:
if sa = 1 then Isa = va else Isa =ia [1 1]
ifsh = l then Isb = vb else 75fc = Ib [12]
if $
r




else 7ic -Ic [13]
L =L+L [14]
If the Switch is commanded opened, Check for Zero Crossing:
if <A_oW < then ja = else sa = 1 [17]






M < then sc = else sc = 1 [19]
Comments
The implementation of the three phase switch is contained in the file f_switch_3p.c
contained in APPENDIX C.
Note that the switch does not open until a zero crossing has occurred. This may lead
to problems when the derivative of the current is very large and the current overshoots zero
by a large amount.
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4.8 Circuit Breaker Model
The circuit breaker model included in SEPSIP simulates a three phase circuit breaker
that is tripped either by an overcurrent or 'manually' by the operator. The square of the
magnitude of the current is determined through a forgetting factor f which is multiplied by
the square of the old value of the current magnitude and added to (1 - f) times the square of
the present current value. The magnitude of the current is compared to a specified limit, if
the limit has been exceeded for a certain amount of time, the breaker is commanded to open.
The breaker can also be commanded to open by an external input. Once commanded to open,
the switch for each phase remains closed until a zero crossing occurs.











Each phase of the circuit breaker is modelled as a state machine having seven states
defined by:
Figure 4.8-2 Circuit Breaker States
State Switch External Cmd Current Trip
open open open
1 closed open open
2 open open closed
3 closed open closed
4 open closed open
5 closed closed open




f RMS Forgetting Factor
Imp Current Trip value (amps rms)
t^p Current Trip Minimum Time (sec)
Input Variables
Terminal Phase A Voltage
Terminal Phase B Voltage
Terminal Phase C Voltage
Terminal 1 Phase A Voltage
v, b Terminal 1 Phase B Voltage
v lc Terminal 1 Phase C Voltage
ioa Terminal Phase A Current
iob Terminal Phase B Current
ioc Terminal Phase C Current
i ]a Terminal 1 Phase A Current








Terminal 1 Phase C Current
States
sa Phase A switch state
% Phase B switch state
s
c
Phase C switch state
ia Phase A current
^ Phase B current
\. Phase C current
iaave Phase A rms current
ibave Phase B rms current
i^ve Phase C rms current
t,a
Phase A overcurrent time
tjb Phase B overcurrent time






Phase A switch equation
Phase B switch equation
Phase C switch equation
Phase A current sum
Phase B current sum
Phase C current sum
Equations
V = V — V










a ~ j ''la l0a>
h-^ihb-iob)
h ~2^c-hc)
Perform the following State Transformation:
Figure 4.8-3 Breaker Transform Table 1








If ti._oid. t ib old , or ticold is greater than t,
use the following transition table
Figure 4.8-4 Breaker Transform Table 2







The Implicit variables are defined by
if s„ is odd then / = v„ else / = /
sa a
if sb is odd then Ish = vb else Isb = ih









4 = L + ha
lb = L + hb
Iic = ioc + hc
Look For Zero Crossing
If the product of a phase current's present and old values
is less than or equal to zero, perform this transformation:
Figure 4.8-5 Breaker Transform Table 3










Update Overcurrent Time counters
if Uve ^ «Vv then r- = t.cou +^ else r4fl =
^C ^ LF then ra = f;ioW + dt else f,, =











The implementation of the three phase circuit breaker model is contained in the file





A description of SEPSIP would be incomplete without several examples of simulations
conducted with the program. This chapter contains the input files and results of seven sim-
ulations that demonstrate the features and capabilities of SEPSIP. The first two simulations
show the start up transients for two different induction motors. Because the simulations are
very similar, only slight modifications to the input files of the first simulation were required
to generate the second simulation. The remaining simulations involve the response of one or
two synchronous generators to changing loads. The third simulation loads a single synchronous
generator with a .4 Per Unit load for a 4 second period and then removes the load. The response
of the voltage regulator and speed governor to the application and removal of the load are
clearly shown. The next two simulations use identical network topologies to study a generator's
response to two and three phase shorts. The input files for these simulations were modified
from the third simulation in a very short time. The final two simulations demonstrate the
ability of SEPSIP to simulate the dynamics of multiple generator systems.
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5.1 50 HP Induction Motor Start Up
This simulation shows the startup transients for a 50 HP Induction motor. The network
consists of a simple three phase generator directly attached to the induction motor. Each
phase of the generator consists of a sinusoidal source in series with a parallel combination
of a resistor and an inductor. Figure 5.1-1 shows the structure of the network.




















The parameters for the induction motor are from Krause [17]. The Element description
include file for this simulation is shown in figure 5.1-2
Figure 5.1-2 tSO.elm : Element Description File
t50.elm
Norbert H. Doerry
This file defines the elements for a simple 3 phase generator attached






The following are the characteristics of a 50 HP motor













Note that the series induction for the generator is very small. This was done to simulate
a voltage bus that was almost infinite in nature. (The voltage drop due to the synchronous
reactance is negligible).
The effect of setting B to zero for the induction motor is to ignore the windage losses.
Since Krause also ignored windage losses in his analysis, the results from this simulation can
be directly compared.






rv:ig = = gen:iOn
rv:vg = = genrvOn
end
NODE C
v3:v = genrvOa = motor :vOa




v:wm = motor : wm
v:wm_dt = motor :wm_dt
end
NODE ref
v:ira = motor : ira
v:irb = motor : irb
v:irc = motor: ire
v:v0 = motor :v0n
rv:Vref = gen:Vmag
rv:freq = 60.0 = gen:freq
end
i
















































The above files are synthesized into a single input file with the following format:
Figure 5.1-6 t50.all : Input File
! t50.all







The above format for the input file was used for all the simulations conducted for this
thesis. In the following sections, the include files will be referred to as separate entities even
though they only have meaning when organized in the manner shown in figure 5.1-6. SEPSIP
does not require the organization of the input file in this manner, but this convention greatly
eases the task of creating and running simulations.
The results of the simulation are shown in figures 5.1-7 through 5.1-10. Note that for
this motor, the machine reaches its steady state speed after only .6 seconds. As typically seen
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in many induction machines of this size, the transient currents during the startup are con-
siderably greater than the final no load current. The rotor current also shows the expected
characteristic decreasing frequency as the rotor approaches synchronous speed. These results
are all identical to the figures shown in reference [17].
Fig 5.1-7 RPM vs Time Fig 5.1-8 Te vs RPM
50 BP Induction Motor: RPH vs t
tin* (s*e)
Fig 5.1-9 Stator Current vs Time
Induction Motor: T« v« RPM
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Fig 5.1-10 Rotor Current vs Time
50 BP Induction Motor: la vt t 50 BP Induction Motor: Ir» vs t
















5.2 500 HP Induction Motor Start Up
This simulation shows the startup transients for a 500 HP Induction motor. The network
consists of a simple three phase generator directly attached to the induction motor and is
identical to the network used for the 50 HP Induction motor in the previous section. Figure
5.2-1 shows the structure of the network.
Figure 5.2-1 500 HP Induction Motor




















The parameters for the induction motor are from Krause [17]. The Element description
include file for this simulation is shown in figure 5.2-2
Figure 5.2-2 t500.elm : Element Description File
t500 .elm
Norbert H. Doerry
This file defines the elements for a simple 3 phase generator attached






The following are the characteristics of a 500 HP motor
described on page 190 of Krause' s ANALYSIS OF ELECTRIC MACHINERY
ind motor motor












Note that the series induction for the generator is very small. This was done for the
same reasons discussed in the 50 HP induction motor example.
Setting B to zero results once again with the induction motor dynamics ignoring the
windage losses. Since Krause also ignored windage losses in his analysis, the results from
this simulation can be directly compared.






rv:ig = = gen:iOn
rv:vg = = genrvOn
end
NODE C
v3:v = gen:vOa = motor :vOa
i3 : i = gen:iOa = motor: iOa
end
NODE Mech
v:theta = motor : theta
v:wm = motor : wm
v:wm_dt = motor : win dt
end
NODE ref
v:ira = motor : ira
v:irb = motor: irb
v:irc = motor: ire
v:vO = motor :v0n
rv:Vref = genrVmag
rv:freq = 60.0 = gen:freq
end
i

















































The results of the simulation are shown in figures 5.2-6 through 5.2-9. Note that for
this motor, the machine reaches its steady state speed after about 1.4 seconds. As typically
seen in many induction machines of this size, the transient currents during the startup are
considerably larger than the final no load current. The large startup currents indicate that a
motor controller should be used during start up. The rotor current also shows the expected
characteristic decreasing frequency as the rotor approaches synchronous speed. Another
typical characteristic of large induction motors is the speed overshoot shown in figures 5.2-6
and 5.2-7. Note that the 50 HP machine did not have an overshoot. These results are all
identical to the figures shown in reference [17].
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Fig 5.2-6 RPM vs Time Fig 5.2-7 Te vs RPM
500 BP Induction Motor: RPM v« t
'''''I
I I I 1 I I I I 1 I I I L.
500 BP Induction Motor: T« vi RPM

















Fig 5.2-8 Stator Current vs Time Fig 5.2-9 Rotor Current vs Time
500 HP Induction Motor: la vs t
_J I ' ' ' I l I I I I l I l I I I l_
time !•.-' t uo* (i«c)
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5.3 Synchronous Generator: Switched Load
This simulation demonstrates the transients associated with loading an initially
unloaded synchronous generator to forty percent of its rated load. The synchronous generator
is modelled on a 2000KW unit found on recent construction guided missile destroyers (DDG).
Speed regulation is performed by a droop governor based on the type used on an older
submarine. 1 The voltage regulator is modelled as a first order lag transfer function with
output clipping. While most voltage regulators have more complicated transfer functions,
this model provides reasonable results under normal operating conditions. The load is a wye
connected impedance with a .999 power factor. Figure 5.3-1 shows the structure of the
network:































1 A droop governor has a torque speed characteristic that has a negative sloop. This
implies that as the load on the generator increases, the frequency decreases. Another type
of speed regulator, the isosynchronous governor, maintains a constant speed regardless of
the load. In isolated operation, most modern generators operate in the isosynchronous
mode. When two or more generators are paralleled however, the droop mode provides a
inherently stable method for sharing the load. Paralleled isosynchronous generators require
special circuitry to ensure one generator does not take all of the load.
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The parameters for the generator were obtained from reference [10]. The voltage
regulator dynamics were extracted from data provided by references [2] and [18]. Speed
governor dynamics are from references [6] and [10]. The parameters are all listed in figure
5.3-2
Figure 5.3-2 v.elm : Element Description File












1 ! This is an approximation
Tdc_p 2 .
9
Tdo_pp 0.0 ! No data for subtransient T.C.
Tqc_pp .
Tad 0.09954




367.4235 ! 450 volts rrr.s line to line





































Maximum field voltage (clipping)
Figure 5.3-3 v.net : Network Description File
Norbert H. Doerry
NODE C
v3:v = sgen:v0a = sw:v0a = v_reg:v0a



























v : f v




















0.0 = sgen : vOn
= load:i0n
0.0 = vOn







Figure 5.3-4 v.init : Initialization File
! v . mit
INorbert H. Doerry
INITIALIZE
v reg:i0f -38 .499
v reg: ilf 38.499
sgen : iOf -38.499
sgen : ilf 38.499
sgen :psi d 1
sgen : s wm 188 .5
sgen : eq_p 1
























































The results of the simulation are shown in figures 5.3-6 through 5.3-11. Figure 5.3-6
shows the speed regulation of the governor. Notice the droop in frequency caused by the
addition of the load (2.2% in this case). The frequency transient dies out within 4 seconds
on both the application and removal of the load. The terminal voltage has interesting char-
acteristics on both the addition and the removal of the load. On the application of the load,
the terminal voltage experiences a negative voltage spike as the current builds up in the load
inductance. On removal of the load, the network is in asymmetrical operation as each phase
switch opens on the zero crossing of the current. Notice that the relatively high gain on the
voltage regulator results in a small steady state error in the terminal voltage magnitude. Figure
5.3-8 shows the field voltage as generated by the voltage regulator. Even with the large




Figure 5.3-6 RPM vs Time Figure 5.3-7 Terminal Voltage vs Time
(SYNCS MACHINEI SPM vf Tin*
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g
(SYNCH MACHINE) Terainel Voltage (rns line)
-I 1 I I I I I I I I ' l ' I 500
t lra« (sac)
Figure 5.3-8 Field Voltage vs Time
tin* (sec)
Figure 5.3-9 Tepu vs Time
(SYNCH MACHINE) field Voltage




























(SYNCH MACHINE) Torque FC vj Time



























Figure 5.3-10 id and iq vs Time Figure 5.3-11 vd and vq vs Time
(SYNCH
I L
MACBINXI Id and lq v« Tim«























MACHINE I vd and vq Tim*











tins (9»ct tiMQ (sac)
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5.4 Synchronous Generator: Two Phase Fault
An electrical system casualty that can easily occur on shipboard systems is a two phase
fault where two of the three lines of the distribution system are shorted together. This problem
is difficult to solve analytically due to the asymmetrical nature of the resulting network.
Figure 5 .4- 1 shows the SEPSIP network congifuration used to solve this problem numerically.
The network is a modification of the network used in section 5.3. The transmission line
element was added to prevent potential problems with the voltage regulator model. The
voltage regulator model calculates the terminal voltage of the synchronous machine assuming
a nonzero balanced voltage. If the terminal voltage of all three phases goes to zero, there is
the possibity of the voltage regulator generating a singular Jacobian matrix. The transmission
line assures a slightly positive voltage magnitude.






















-be er oer o-
switch
sw_ab











































































= soen:v0a = tline:v0a = v_reg:v0a
= sgen:i0a = tline:i0a
= sw bc:i0
v:v = tline: via = loadrvOa = sw ab:v0
v:v_b = tline :vlb = load:v0b = sw_ab:vl = sw_bc:v0
v:v_c = tline: vie = load:v0c = sw bc:vl
i:i = tline:ila = load:i0a = sw_ab:i0
i : i_b = tline :ilb = load:i0b = sw_ab:il














v : P s i q
= .04 = gov:





v:Psi d = sgen :P si d
rv:vO =0 = sgenrvOn
ri:il = load:iOn
rv:lon = = load:vOn
end
NODE field
rvrfgv = 0.0 = v_reg:vOf = sgen:vOf
v:fv = v reg:vlf = sgenrvlf
ri:fgl = v_reg:iOf = sgen:iOf
i:fi = v_reg:ilf = sgen:ilf
end
NODE Vreg
rv:vbs = 3 67.4 2 = v_reg:vbs
v : vt = v reg:vt
v:ph = vreg: phase
end
Figure 5.4-4 w.init: Initialization File
! w . init









v reg:theta 0. 12889





sgen : iOb 1442.6
sgen : iOc 254.8
sgen : iOf -41.26
sgen : ilf 41.26
sgen : s theta -0.38396
sgen : s wm 184.49
sgen : wm dt 0.048494
sgen:psi d 1.0147














sgen : d eq pp
sgen:d ed_pp
tline : iOa 1697.5
tline : iOb -1442.6
tline : iOc -254 .8
tline : ila -1697.5
tline : ilb 1442.6
tline : ilc 254.8
tline : ia -1697.5
tline : ib 1442.6
tline : ic 254.8
load : iOa 1697.5
load:i0b -1442.6
load : iOc -254.8
ioad:va 33 9 . 4
9
load: vb -268. 53
load : vc -50. 957
load : ia 1697.5
load : ib -1442. 6







C: v c -50.957
B:v 339.49
B : v_b -288.53
B:v c -50.957
Mech : theta -0.38396
Mech : wm 184 .49
Mech:wm dt 0.048494
ref : Te 5464 .7
ref : Psi q -0.10438
ref:Psi d 1.0147
field: fv 56.229
Vreg : vt 366.15
Vrea :ph -.51287
END




Figure 5.4-5 w2.sim: Simulation File


































sw_ab : switch 1 0.5
sw ab: switch 1.5
END
i
The results of the simulation are shown in figures 5.4-6 through 5.4-11. Notice that
the terminal voltage oscillates during the fault due to the method by which the voltage regulator
determines the rms voltage. Figure 5.4-6 shows a high frequency oscillation of the generator
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rotor during the fault. The field voltage clips at the maximum level which causes the terminal
voltage to drop in magnitude during the fault. After the fault clears, the generator returns to
the steady state condition within about three seconds.
Figure 5.4-6 RPM vs Time Figure 5.4-7 Torque PU vs Time
(SYNCH MXCHIMtl RPM v» Tl»«
I I I I I L.
(SYNCH MACHINTt Torque fC vj Time








Figure 5.4-8 vd and vq vs Time
-i 1 1 1 1 1 1 r
time '»• >
Figure 5.4-9 id and iq vs Time
(SYNCH MACHINTl vd end vq vi Tim*
"I 1 1 1 1 1 1 r

















(SYNCH MACHIKI) id end lq vj Tina
I I I I I ' ' ' 2
.1.5








Figure 5.4-10 Line Voltage Figure 5.4-11 Field Voltage













1 1 1 1 1
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. 1 J.J 2.3 J . f
(SYNCH MACHINT) rield Voltege
_l 1 I I 1-
'iito (sec) t une (seel
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5.5 Synchronous Generator: Three Phase Fault
The previous section simulated a two phase fault. This simulation shows the transient
response of the synchronous generator due to a symmetrical three phase fault. The network
is identical to the one used in section 5.4. The only change in the input file was the addition
of two entries in the external input queue of the Simulation File.























Figure 5.5-2 w3.sim: Simulation File

































sw_ab: switch 1 0.5
sw_bc: switch 1 0.5




The results of the simulation are shown in figures 5.5-3 through 5.5-8. Initially, the
speed of the generator increases due to the sudden loss of load. This speed is controlled
however, by the dynamics of the speed governor. During the short, the line voltage drops
almost to zero. The voltage regulator responds to this by increasing the field voltage until
clipping occurs at the preset value of 120 volts. The field voltage stays at this level well after
the fault clears and until the line voltage approaches its reference. The torque characteristic
is the typical response expected during a three phase fault.
Figure 5.5-3 RPM vs Time Figure 5.5-4 Torque PU vs Time





Figure 5.5-5 vd and vq vs Time Figure 5.5-6 id and iq vs Time
(SYNCH MACHINE) vd and vq vs Tim* (SYNCH MACHINE) Id end iq vs Tiroe













t Lro« (s«c) tine (reel
Figure 5.5-7 Line Voltage Figure 5.5-8 Field Voltage
(SYNCH MACHINTI Torminal Voltage (nos line)
' ' ' 1 I I I 1 L 50C
(SYNCH MACHINE! Field Voltage
I I I I I I I l_
-I 1 1 1 1 1 T
t Ime (secy t jt« (sec)
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5.6 Paralleled Synchronous Generators: Switched Load
Shipboard generators often operate paralleled with one another. This simulation shows
the transient effects on two identical generators that are connected in parallel and subjected
to a .4 per unit load for 4 seconds. The generators and load are identical to those used in
section 5.3. Figure 5.6-1 shows the network structure. The transmission line element was
inserted in parallel with the generator paralleling switch to prevent a singular system Jacobian
matrix when the switch is opened. Without the transmission line, there would be two
independent circuits when the switches are open and only one independent circuit with the
switches closed. The problem stems from the requirement for one reference voltage subnode
and one reference current subnode for each independent circuit. Adding a transmission line
ensures there is always only one independent circuit. By assigning a large resistance to the
transmission line, its effect on the solution is negligible.














Figure 5.6-2 x.elm : Element Description File
::
. elm
Ncrbert H . E'oerry
nch mach saen a
:-:d 1 .36






























































































Figure 5.6-3 x.net : Network Description File





v3 : v = sgen_b:v0a = sw_gen:v0a = tline :v0a = v reg b:v0a
i3:i = sgen_b:i0a = sw_gen:i0a = tline :i0a
end
NODE B
v3:v = sw ldrvla = load:v0a
i3:i = sw ldrila = load:i0a
end
NODE A
v3:v = sgen_a:v0a = sw_ld:v0a = sw genrvla = tline: via = v_reg_a:v0a




rv:wbs = 377 = v_reg_a:wbs
v : wm = sgen a : wm = gov a:wm
v : wm_dt = s gen a : wm_dt




rv:wbs = 377 = v_reg_b:wbs
v:wm = sgen_b:wm = gov_a:wm
v : wm_dt = s gen_b : wm_dt
rv : s = 0.04 = gov b:s
end
NODE ref_a
v:Te = sgen a:Te = gov_a:Tm
v:Psi q = sgen_a:Psi q
v:Psi_d = sgen_a:Psi_d
rv:v0 =0.0 = sgen a:v0n
end
NODE ref_b
v : Te = s gen_b : Te = gov_b : Tm
v:Psi q = sgen_b:Psi_q
v:Psi_d = sgen_b:Psi_d




rv:lon = 0.0 = load:v0n
end
NODE field_a
rv:fgv = 0.0 = v reg a:v0f = sgen_a:v0f
v:fv = v reg a:vlf = sgen_a:vlf
rirfgi = v reg_a:i0f = sgen_a:i0f
i:fi = v_reg_a:ilf = sgen_a:ilf
end
NODE field_b
rv:fgv = 0.0 = v_reg_b:v0f = sgen_b:v0f
v : fv = v reg b:vlf = sgen_b:vlf
rirfgi = v reg b:i0f = sgen_b:i0f
i:fi = v_reg b:ilf = sgen_b:ilf
end
NODE Vreg_a
rv:vbs = 3 67.4 2 = y reg a:vbs
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rvrvbs = 3 67.4 2 = v_reg_b:vbs
v:vt = v_reg_b:vt
v:ph = v reg b: phase
end
Figure 5.6-4 x.init : Initialization File
! :-:.imt
INITIALIZE
v reg a : iOf 35 499




sgen a :iOf -38 499
sgen a :ilf 38 499
sgen a :s the ta
sgen a : s win 188 5
sgen a : s wm dt
sgen a :psi d 1
sgen a :psi_q
sgen a :eq_p 1
sgen a :eq_pp 1
sgen a :ed pc 1
gov a : Tin order
gov a : Tmpu
1
—
v reg b:iOf 38 499




sgen b :iOf -38 499
sgen b :ilf 38 499
sgen b :s_the ta
sgen b : s wm 188 5
sgen b : s wm dt
sgen b :psi d 1
sgen b :psi_q
sgen b :eq p 1
sgen b :eq_pp 1






C : v 367. 4
C:v b - 183. 7
C:v c - 183. 7
A:v 367. 4
A:v b - 183. 7
A : v c - 183. 7
Mech a : theta
Mech a : wm dt
Mech a : wm 18E . 5
ref a: re
ref a: -si q
ref a:Esi d 1
field 52. C 6
Vreg a :vt 367
.
4
Vreg a :ph 0.
Mech b :theta
Mech b : wm dt





ref b:Psi d 1
field b:fv 52 56







! ::2 . sim
!
SIMULATION























sgen b : id
sgen_b : iq
sgen_b : if


































Hie results of the simulation are shown in figures 5.6-6 through 5.6-11. Since the
generators are always in parallel when the load switches on and off, the response is similar
to the results in section 5.3 but with smaller deviations due to the addition of the second
generator.
Figure 5.6-6 RPM vs Time Figure 5.6-7 Terminal Voltage vs Time
(SYNCH MACHINE) RPM v» Tljl*
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tires <>-!
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Figure 5.6-8 Field Voltage vs Time Figure 5.6-9 Tepu vs Time
(SYNCH MACHINE) rl«ld Volt«9«
_l I I I I I I 1_
(SYNCH
I 1_
MACHINE) Torqu* PC vi Tua




















i.- 9 i • e c l
138-

Figure 5.6-10 id and iq vs Time Figure 5.6-11 vd and vq vs Time
(SYNCH MACHINK Id »nd lq vi Tire*
1 1 [


















(SYNCH MACHIKt) vd «nd vq vp T1jb«
J I 1 I I I I 1 I I i '
' ITT • (sec) time (sec)
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5.7 Paralleled Synchronous Generators: Switched Load
Shipboard generators often operate paralleled with one another. This simulation shows
the transient effects on two identical generators that are connected in parallel and subjected
to a .4 per unit load for 4 seconds. After the 4 seconds, one of the generators is detached
from the load. The generators and load are identical to those used in section 5.6. Figure
5.7-1 shows the network structure which is identical to the structure in the previous section.
























The input file for this simulation is identical to the input file described in section 5.6
with the exception of minor changes to the simulation file.

























soen b : if
d
Vreq b : vt
field b:fv
















sw gen: Switch 0.0
sw_gen : Switch 1 0.004
sw_ld: Switch 0.0
sw_ld: Switch 1 0.01
sw_gen : Switch 4.0
end'
The results of the simulation are shown in figures 5.7-3 through 5.7-8. For the fust
four seconds, the simulation is identical to the previous simulation. When the switch con-
necting the two generators opens however, the two generators have different transient
responses as they attain their new steady state conditions. Figure 5.7-3 clearly shows the
effect of the droop characteristic of the speed governor.
Figure 5.7-3 RPM vs Time Figure 5.7-4 Terminal Voltage vs Time
(SYNCS MACSINT) MM vs Tire*
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Figure 5.7-5 Field Voltage vs Time Figure 5.7-6 Tepu vs Time
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Figure 5.7-7 id and iq vs Time Figure 5.7-8 vd and vq vs Time
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6.1 Assessment of SEPSIP
In its present form. SEPSIP is useful for analyzing simple and moderately complex
electrical networks. Since the time required for a simulation is proportional to the cubic of
the order of the system (Gaussian Elimination), large simulations require an unreasonable
amount of time. Careful design of the network to minimize the system order can help tre-
mendously in reducing the execution time of SEPSIP. Other possible methods of improving
the speed of SEPSIP include running the program on a faster computer and making simple
changes to the program. The following section provides details on several options for
increasing SEPSIP's speed.
The decision to use SEPSIP or a general simulation language such as ACSL for the
simulation of shipboard systems depends on what exactly is desired to be modeled. If the
desire is to simulate the respose of a new type of device, ACSL may be superior. Writing
robust device driver routines for SEPSIP that are fast, stable and accurate can be difficult
and time intensive. Creating the device models on ACSL should normally require less time
since physically writing and compiling code is not required. Once the device models have
been created however, the advantage shifts greatly to SEPSIP. SEPSIP's built in provisions
for organizing and interconnecting a number of devices into a network are far superior to the
capabilities resident in ACSL. ACSL is not really designed to handle network architectures
and forcing it to do so results in large unmanageable input files that are hard to debug. In
short, ACSL is better at modeling individual devices while SEPSIP is far superior in orga-




SEPSIP, like any other computer program, will never be completed. There will always
be a number of possible improvements that only take time and effort to impliment. The
following sections detail some of the possible improvements to the present version of SEPSIP
that would greatly extend its utility.
6.2.1 Variable Time Step
Many simulations would run much faster if a variable time step were incorporated.
Presently, the time step must be small enough to capture the transient response of the fastest
time constant of interest. However, since the fast time constant is only important for a small
time period after a disturbance, using the small time step for the remaining time is very
inefficient. When only slow time constants are important, larger time steps can be used.
One way of implementing variable time steps in SEPSIP would be to include the option
of adding the time step variable to the EXTERNAL INPUT subsection of the SIMU-
LATION section. In this manner the time step variable, its new value, and the time that
the new value takes effect can all be specified.
6.2.2 Replace Gaussian Elimination
The Newton-Raphson method used to solve the system ofnonlinear equations requires
the solution of the linear equation Jx - y . Presently, SEPSIP uses Gaussian Elimination
with partial pivoting to solve for A'. For an nth order system, the number of floating point
multiplication operations is proportional to n
3
. Since x is only used to produce a correction
for the Newton-Raphson method, there is no need to solve exactly for it. An iterative method
for solving for A' can cut down the computation time considerably. The Gauss-Seidel method
for example, requires on the order of only n
2
multiplication operations for each iterations.




Giving the operator the choice of which method to use would be easy to implement
and would not add any extra time to the execution of the simulation. This way the operator
can experiment to determine which is the better method for the simulation under study.
6.2.3 Reuse of Jacobian Matrix
SEPSIP presently recalculates and inverts the Jacobian matrix for each iteration of
every time step. If the Jacobian matrix does not change very fast, there is no need to
recalculate it for each iteration. Allowing the user to specify how many times the Jacobian
matrix is used before it is recalculated would greatiy increase the speed of the program for
certain simulations.
6.2.4 Output Variables and Output Subnodes
One way to increase the speed of a simulation is to decrease the order of the system
by incorporating output variables and output subnodes. An output variable would be
explicitly defined by an element and connected to one or more input variables through the
output subnode. The output subnode would equate all of the input variables to the output
variable. For this reason, there would not be a system variable associated with the output
subnode. Presently, all the variables would have to be implicitly defined and connected
with a voltage subnode that adds a system variable.
6.2.5 Action Files
Action Files are text files that contain a list of SEPSIP commands. When an Action
File is called from within SEPSIP, control would pass from keyboard entry to the commands
contained in the file. Once all of the commands have been executed, control shifts back to
keyboard entries. This feature allows one to run a number of long simulations sequentially
without reamaining at the computer terminal.
Modifying SEPSIP to accomodate Action Files would require replacing all calls to
the system function gets with a call to another routine that would determine which input












/* This is the initialization code which sets the





char *calloc ( )
;


















/* gets in ( ) replaces gets() as the routine for reading in a





i = fgets (string, MAXCHAR, strm->in)
;
/* see if read to the end of the file */
while (i == NULL && strm->last != NULL)
{
strm = strm->last;
i = fgets (string, MAXCHAR, strm->in)
;
}
/* get rid of trailing carriage return */
i = strlen (string) - 1;






SEPSIP was intentionally written without any graphics to improve the portability of
the code. In general, graphic subroutines tend to be machine specific and therefore require
much revision when transferred to another computer. SEPSIP has circumvented this problem
somewhat by using a totally separate plotting program (Norplot) to display the data.
Unfortunately, the data can only be plotted once the simulation is totally finished. It would
at times be beneficial to observe the display variables in a graphical form as the simulation
progresses. If the simulation goes unstable, the program can immediately be halted instead
of waiting for its completion.
Portability could still be maintained to a degree by using only a few general routines
that could be easily modified for whatever system SEPSIP is installed on. These routines
would include
terminit() Initialize the Graphics Screen
clrscrn() Clear the Graphics Screen
move(x,y) Move to (x,y)
draw(x,y) Draw to (x,y)
windset(xmn,xmx,ymn,ymx) Set the coordinates of the comers
windget(xmn,xmx,ymn.ymx) Get the coordinates of the comers
g_puts(str.height,rot) Print a string on the Graphics Screen
termendO End the Graphics Screen
These routines should all be contained in one file that can rewritten to conform to the
graphics interface of each particular machine.
6.2.7 Implement external variable 'types'
The original concept for SEPSIP was to be able to specify the external input and output
variables to be one of four types: floating point, integer. Boolean, and Switch. Presently,
only the floating point type is truly implemented. Adding the capability to recognize and
print out the four types would improve the ability of the user to specify his or her desires
and to understand the results of the simulation. A switch being on is more informative than
a switch having a value of 1 .0. Likewise a variable called overspeed_sensor having a value
of false is more informative than having a value of 0.0.
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6.2.8 Optimization for speed
While a conscious effort was made to write efficient code, there is still plenty of room
for improvement. There are a number of places where speed was sacrificed for clarity in
reading the source code. In any software project, there is always the conflict between writing
fast routines, and routines that can be easily understood. Usually it is a good idea to initially
write understandable code that can easily be debugged. If the resulting code runs too slowly,
the code can always be optimized. SEPSIP is presently at this state and requires some
optimization to improve its performance.
6.2.9 Check for Recursive INCLUDE Files
The present version of SEPSIP does not check for recursive INCLUDE statements
where a file tries to include itself or a file above itself in the stack of include files. Con-
sequently, it possible to construct an input file that will cause SEPSIP to enter an infinite
loop as it recursively opens the same files over and over again. Normally this is not a
problem since for clarity the input file structure should not be very complex and any recursion
would therefore be easily noticed. However, this condition should not be allowed to exist
and SEPSIP should check for it.
6.2.10 Break Key
Once a simulation begins in the present version of SEPSIP, the only way to terminate
the simulation before it is completed is to terminate the execution of the program with a
"control c". Since a simulation can take some time to complete, it would be useful at times
to be able to stop a simulation in the middle by depressing a specific key, observe some of
the internal variables, and possibly continue the simulation. Unfortunately, there is no
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standard way in the C programming language to determine if a key has been depressed
without the user entering a carriage return ' . Most systems do provide a way of accomplishing
such "unbuffered 10" but the implementations are very system dependent.
1 C normally employs buffered input where the characters a person types in from the key-
board are not available to the program until the return key is depressed. This allows the
user to edit the input line before the program has access to it. A consequence of buffered
input is that when a program requests input from the keyboard, the program waits until a
return is entered. In this case, we do not want the program to wait for a return because
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Balancing the System refers to the process of varying the input variables until all of the
implicit variables for all of the elements are within tolerable limits of zero. When the Mean
Square error of the implicit variables are less than the CONVERGE limit, the system is
considered balanced.
CONSTITUTIVE EQUATIONS
Constitutive equations describe the relationships between the input variables, state
variables, parameters, and external input variables of a device. For many devices, the con-
stitutive equations are used to define implicit variables that have a value of zero when the
constitutive laws are satisfied.
DEVICE
A Device is a type ofelectrical or mechanical machinery that can be included in a network
description. The device is described by a number of constitutive equations that relate input
variables to state variables, parameters, and external input variables. Examples of devices
include resistors, synchronous generators, reduction gears, turbines and switches.
ELEMENT
An Element is a specific example of a device that has its own name and parameter values
associated with it. A resistor for example, would be a device while R2 which has a value of
10 K ohms would be an element.
EXTERNAL INPUT VARIABLE
An External Input Variable allows the operator to specify an input to an element
externally from the network description. The external input variables are specified in a Queue
that is specified in the Simulation section of the input file. External input variables can also




External Output Variables are variables generated by an element that the operator may
chose to display during the simulation. Only external output variables, external input variables,
and voltage subnode voltages can be displayed.
IMPLICIT VARIABLE
Implicit Variables are calculated by each element from the input variables, parameters,
state variables, and external input variables. The implicit variables have a value of zero when
the constitutive laws governing the element are satisfied.
INPUT VARIABLE
Input Variables are used by the device descriptions to generate the implicit variables.
Within the device description, the input variables are implicitly defined. Values are assigned
to input variables by the network description.
JACOBIAN MATRIX
A Jacobian Matrix contains the partial derivatives of the implicit variables with respect
to the input variables. In SEPSIP each element generates its own Jacobian Matrix. From the
elemental Jacobian Matrices, a system Jacobina Matrix is generated that contains the partial
derivatives of all the implicit variables with respect to all of the system variables.
KEYWORD
A Keyword is a word that is used by SEPSIP to delimit sections of the input file.
Keywords are case insensitive and should not be used as Element names or Node names.
KIRCHHOFF's LAWS
KirchhofTs Voltage and Current Laws determine the relation of currents and voltages
at an electrical node. For a number of elements that are attached to a node, the sum of all the
currents entering the node must equal zero. Furthermore, the voltage at a node is the same




A Network specifies the interconnection of elements within a simulation. In SEPSIP,
the Network is defined by assigning input variables to one of four types of subnodes that are
in turn grouped into nodes.
NODAL EQUATIONS
Nodal Equations are the mathematical representations of Kirchhoff's Laws. The nodal
equations are used to relate the input variables of all the elements of the system to the system
variables.
NODE
A Node in electrical terms is a connection between terminals of two or more electrical
elements. Associated with each node are two expressions which are mathematical statements
of Kirchhoff's voltage and current laws. In SEPSIP, these mathematical relations are assigned
to subnodes. A SEPSIP Node is used to group subnodes into easily understood groups. An
Electrical Node is represented in SEPSIP by a SEPSIP Node having a voltage subnode and a
current subnode.
PARAMETER
A Parameter is used to define an element as a specific example of a device. Parameters
are assigned values in the first section of the SEPSIP input file and can not be changed during
the simulation.
STATE VARIABLE
State Variables are variables internal to an element whose value at the end of the last
time increment are saved and available. State variables are normally used for integration and
differentiation. For elements that are described by state machines (such as circuit breakers),
state variable can also be used to indicate the present state of the element.
SUBNODE
A subnode is used in SEPSIP to define the relation between the element input variables





The system Jacobian matrix contains the partial derivatives of the implicit variables
with respect to the system variables. This matrix is used to create corrections to the sytem
variables which in turn are used to generate input variables that satisfy the constitutive relations
of each element.
SYSTEM VARIABLE
The system variables are a set of independent variables from which all of the input
variables of the elements can be derived from. The number of system variables must equal





INSTRUCTIONS FOR ADDING DEVICES
Adding a device to SEPSIP is a five part process. First, a device driver routine must be
written in the C programming language that calculates the implicit and external output variables
along with the Jacobian matrix. The second step is to modify a special input file which SEPSIP
uses to assign the number and variable names for each type of variable (state, input, etc.). The
third step modifies an include file which notifies SEPSIP of the existence of the device and
the name of the routine written in the first step. The fourth step involves adding the device
driver file name to the Makefile. The Makefile assists in the recompilation procedure
accomplished in the final step.
B.l Write Device Driver Routines
The major role of the device driver routine is to calculate implicit variables based on
the values of input, external input, state, old_state, and parameter variables in addition to the
current simulation time increment. The routine can also calculate external output variables
and a Jacobian matrix. The device driver routine may change the values of the implicit,
external output, and state variables. Parameter, input, old_state, and external input variables
should not normally be changed by device driver routines.
B.l.l Arguments
A device driver routine should have the format shown in Figure B.l-1
Figure B.l-1 Device Driver Routine
/* f_dev_a.c */
tinclude <stdio.h>
#include <math . h>
tinclude "doerry.h"




t define il e->con.in[3]
#define va e->con . state [ 0]
fdefine va old e->con . old_state [ 0]
rdefine P. e->con .param [ 0]
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tdefine II e->con . implicit [ ]
#define in_a e->con.e::t in[0]





/* the code should be located here */
The define directives are optional but their use greatly eases the readability of the
program. The ELEMENT structure along with the CONNECT structure are defined in
doerry.h.
/'
Figure B.l-2 ELEMENT and CONNECT structures
;racted from doerry.h */
/* These are the external input and external output types used
xn the type ext_in and type ext out arrays of the Connect






/* The CONNECT structure holds arrays of variables associated







int nbr ext in;







double * ext out;
double *param;
double *init_state;
double *init ext in;
double *init_in;
double * Jacob in;
int Jacob switch;
int *type ext in;














































































































int serial; /* serial number of element (unused) */
char *name; /* pointer to name of element */
struct Connect con; /* Connect structure */
struct Device *device; /* Pointer to DEVICE structure which contains
the names of all the variables along with
the starting address of the device routine
*/
int flag; /* = 1 if element is used in the network
= if element is not used in the network */
}
ELEMENT;
B.1.2 Select number and types of variables
One of the first choices one must make when writing a device driver is the number of
each type of variable. SEPSIP allocates only enough memory for each array to hold the
number of variables specified in the Device Input File (see section B.2). The size of the
allocated arrays are specified by the nbr_* variables in the CONNECT structure. Changing
the nbr_* values will not reallocate the arrays and therefore should not be done.
Using the define directive as discussed in the previous section is a good way of
assigning understandable labels to the memebers of the variable arrays. It is also a good
idea to use the same name with both the define statement and the Device Input File (Section
B.2).
B.1.3 Calculate Implicit variables
The heart of the device driver routine is the calculation of the implict variables. The
calculations can involve any of the variables contained in the ELEMENT structure and the
time incremnt dt. Generally, one should always check and write appropriate code for divide
by zero situations.
B.1.4 Calculate State Variables
The state variables that are specified in the current time step are moved to the old_state
variable array once the system is balanced. In this manner, one can store information that
will be required in the following time increment.
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B.1.5 Calculate External Output Variables (optional)
External Output variables allow the generation of variables that are not directly used
in calculations but may be of interest to the user in monitoring the simulation. The original
concept for SEPSIP was to be able to specify the external output variable to be one of four
types, but presently only the FLOAT type is implemented. The typing refers only to the
manner in which the variables are displayed and not to the way in which they are stored.
B.1.6 Calculate Jacobian Matrix (optional)
Calculating the Jacobian matrix within the device driver routine can greatly increase
the speed of the simulations. The variable e->con.jacob_switch is used to indicate whether
or not the Jacobian is calculated, if e->con.jacob_switch is zero, the Jacobian is not cal-
culated by the routine. Otherwise, the Jacobian is calculated by the driver routine.
Each element of the Jacobian array is the partial derivative of an implicit variable with
respect to one of the input variables. e->con.jacob_in[i + N * j] refers to the partial of
e->con.implicit[i] with respect to e->con.in[j] where N = e->con.nbr_impIicit is the total
number of implicit variables.
B.2 Modify Device Input File (threephase.input)
SEPSIP uses in input file to determine how many variables of each type should be
allocated and the names of those variables. Each device must have an entry of the form
shown in figure B.2-1 . Appendix C includes two examples of input files.














switch ext in 2
integer ext in 3
EXTERNAL OUT 2








The number following the variable type indicates how many variables of that type are
listed.
For the external input and external output variables, a type indicator must be specified
before the name of the variable. Legal types are BOOLEAN, SWITCH, INTEGER, and
FLOAT. In the present version of SEPSIP, this indicator is ignored.
The variable names should all be unique within a device description. This means that
one should not give an implicit variable the same name as an input variable. Some reuse of
variable names is possible, but doing so can lead to much confusion.
B.3 Modify penner.h
The penner.h include file has two purposes. The first is to specify the names of the
device input files and the number of devices described in these files. The second purpose is
to associate device names with the device driver routines. Appendix C contains the current
version of penner.h. Figure B.3-1 shows a simplified version of penner.h
Figure B.3-1 penner.h example
/* penner.h */
typedef int ( TUNCTION_PTR) ();
#define NBR_DEV_FILES 2 /* number of device input files */
/* specify the names and paths of the device input files */
static char *device file[] =
{
"/mit/13 . 4 ll/sepsip/three_phase . input"
,
"/mit/ 13.411 /sepsip/one_phase . input"
};
/* specify the number of devices described in each of the
above files */




/* specify the names of the devices as declared in the
the device input files */
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/* specify the device driver routine corresponding to each of










/* declare function pointer array */







The order of the device names in the device_name array should be the same as the
order of the corresponding device driver routines in the dev_fnctn array.
B.4 Modif) Makefile
Most computer systems include a Make utility for assisting in the management of
software projects. The Make utiltity operates on a data file which in UNIX is usually named
Makefile. The Makefile contains instructions as to which files should be compiled and linked
in order to create an executable program. The Make utility uses these instructions to compile
only those files that have changed since the last compilation. If only one file is edited, only
that one file is recompiled and linked to the other object files. For this reason. Make can




Figure B.4-1 UNIX Makefile Example
FUNCO= f_t_line_3p . o f_rl_wye.o f_gen_synch_3p . o f_spst switch.
o
OBJE= check_name.o commands. o dump_data.o edit simulate. o elm Jacob. o \
file_options . o gauss_eliminate . o integ.o ioliba.o load device. o \
load_element . o load_initial . o load_network . o load_simulation . o \
make_jacobian . o print_network.o read_device . o read element. o \





INCLUDEFILES = penner.h doerry.h
sepsip: S(OBJB) $ (FUNCO)
cc -c secsip $ (OBJB) $ (FUNCO) -lm
load_device.o: $ (INCLUDEFILES)










rm * . o
B.5 Recompile SEPSIP
The final step to add a device to SEPSIP is to recompile the program. Using the above
Makefile, the recompilation is accomplished in UNIX by entering the command make -k at











f t line 3p.c
/* f_t_line_3p.c */
/* Norbert H. Doerry
11 March 1989
This routine simulates a 3 phase transmission line as a series
combination of a resistance and reactance. The reactance also















define ilb e->con . in [ 10]
define ile e->con . in [ 11
]
define va e->con . state [0]
define vb e->con . state [ 1
]
define vc e->con . state [2]
define ia e->con . state [3]
define ib e->con . state [ 4
define ic e->con . state [5]
define va_old e->con.old_state [0]
define vb old e->cor, . old_state [ 1 ]
define vc old e->con . oid_state [2
]
define ia_old e->con . old_state [3
define ib_old e->con . old_state [4
define ic old e->con . old_state [5
define R e->con .param [0
define L e->con .param [ 1




















double fta, ftb, ftc, fta_old, ftb_old, ftc_old;
double ila, ilb, ilc, ila_old, ilb_old, ilc_old;
int i, j ;
/* initialize the jacobian matrix to zeroes if dt == */
for (i = ; dt == 0.0 && i < 6 ; i++)
for (j = ; j < 12 ; j++)
e->con. Jacob in[i + 6 * j] = 0.0;
va = via - vOa;
vb = vlb - vOb;
vc = vie - vOc;
ia = (ila - iOa) / 2.0
ib = (ilb - iOb) / 2.0
ic = (ilc - iOc) / 2.0
/* see if the inductance is zero or the leakage resistance is zero*/
if (L == || Rl == 0)
{
/* pure resistance */
e->con . implicit [ 0] = va - ia * R
e->con . implicit [ 1] = vb - ib * R
e->con . implicit [2] = vc - ic * R
e->con. Jacob in[0 + 6 * vOa
e->con
.
jacob_in [ + 6 * vla_
e->con
.
jacob_in [ + 6 * i0a_
e->con
.





+ 6 * vOb
e->con
.
jacob_in [ + 6 * vlb
e->con. Jacob in[l + € * iOb
e->con
.
jacob_in [ + 6 * ilb
e->con. Jacob in [2 + 6 * vOc
e->con
.
jacob_in [2 + 6 * vie
e->con
.
jacob_in [2 + 6 * iOc
















/* inductance present */
- 167 -

f t line 3p.c
/* inductor voltage divided by inductance */
fta = (va - R * ia) / L;
ftb = (vb - R * ib) / L;
ftc = (vc - R * ic) / L;
/* find inductor current */
ila = ia - fta * L / Rl;
ilb = ib - ftb * L / Rl;
ilc = ic - ftc * L / Rl;
/* find old values */
fta_oid = (va_old - R * ia_old) / L
ftb_oid = (vb_old - R * ib_old) / L
ftc old = (vc old - R * ic old) / L
ila_old = ia_old - fta_old * L / Rl
ilb_old = ib_old - ftt_old * L / Rl
ilc old = ic old - ftc old * L / Rl
/* calculate implicit variables using trapezoidal integeration */
e->con . implicit [ 0] = integ (ila, ila_old, fta, fta_old, dt)
;
e->con . implicit [ 1] = integ (ilb, ilb_old, ftb, ftb_old, dt)
e->con. implicit [2] = integ (ilc, ilc_old, ftc, ftc_old, dt)
/* calculate Jacobian Matrix */
e->con. Jacob in[0 + 6 * vOa
e->con. Jacob in [ + 6 * via
e->con
.
jacob_in [ + 6 * i0a_
e->con. Jacob in [ + 6 * ila
e->con
.
jacob_in [ 1 + 6 * vOb
e->con
.
jacob_in [ 1 + 6 * vlb
e->con
.
jacob_in [ 1 + 6 * iOb
e->con. Jacob in [ 1 + 6 * ilb
e->con
.
jacob_in [2 + 6 * vOc
e->con. Jacob in [2 + 6 * vie
e->con. Jacob in [2 + 6 * iOc
= - 1.0 / Rl - dt / (2.0 * L)
;
= - e->con. jacob_in [0 + 6 * v0a_]
;
=- (1.0+R/R1+
(dt * R) / (2.0 * L) ) / 2.0;
= - e->con
.
jacob_in [ + 6 * v0a_]
= - 1.0 / Rl - dt / (2.0 * L);
= - e->con
.
jacob_in [ 1 + 6 * vOb ];
= - (1.0 + R / Rl +
(dt * R) / (2.0 * L) ) / 2.0;
= - e->con. Jacob in [ 1 + 6 * vOb ];
= - 1.0 / Rl - dt / (2.0 * L) ;
= - e->con. Jacob in [2 + 6 * vOc ];
= - (1 .0 + R / Rl +
(dt * R) / (2.0 * L) ) / 2.0;
e->con. Jacob in [2 + 6 * ilc ] = - e->con
.
jacob_in [2 + 6 * v0c_]
/* current sums are the following three implicit equations */
e->con . implicit [3] = iOa + ila;
e->con . implicit [4] = iOb + ilb;
e->ccn
. implicit [ 5] =.i0c + ilc;
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e->con
.
jacob_in [3 + 6 * iOa_] = 1.0
e->con
.
jacob_in [3 + 6 * ila ] = 1.0
e->con
.
jacob_in [4 + 6 * i0b_] = 1.0
e->con. Jacob in [4 + 6 * ilb ] =1.0





+ 6 * ilc_] = 1.0




/* store external output variables */
for ( i = ; i < 6 ; i++)
e->con.e>:t out[i] = e->con . state [i ] ;
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/* f rl_wye.c */
/* Norbert H Doerry
12 March 1898
This file simulates a three phase rl load connected in a wye fashion.
The center point, or ground, can be connected to a reference current
subnode if it is desired to leave the line floating. The neutral















define va e->con . state [0
]
define vb e->con . state [ 1
define vc e->con . state [2
define ia e->con . state [3
define ib e->con . state [4
define ic e->con . state [ 5
define va_old e->con . old_state [ ]
define vb old e->con.old state [1]
define vc_old e->con . old_state [2 ]
define ia_old e->con . old_state [3
]
define ib_old e->con . old_state [4














define F.l e->con . param [ 2 ]









double fta, ftb, ftc, fta_old, ftb_old, ftc_old;
double ila, ilb, ilc;
double Re;
/* initialize the jacobian matrix to zeroes */
for (i = ; dt == 0.0 && i < 4 ; i++)
for (j = ; j < 8 ; j++)
e->con
.
jacob_in [ i + 4 * j] = 0.0;
/* calculate states */
ila = iOn + iOb + iOc;
ilb = iOn + iOc + iOa;
ilc = iOn + iOa + iOb;
va = vOa - vOn;
vb = vOb - vOn;
vc = vOc - vOn;
ia = (iOa - ila) / 2.0
ib = (iOb - ilb) / 2.0
ic = (iOc - ilc) / 2 .0
/* sum of currents should be zero */
e->con . implicit [3] = iOa + iOb + iOc + iOn;
e->con. Jacob in [3 + 4 * iOa ] =1.0
e->con. jacob_in [3 + 4 * i0b_] = 1.0
e->con
.
jacob_in [ 3 + 4 * i0c_] = 1.0
e->con
.
jacob_in [3 + 4 * i0n_] = 1.0
/* see if inductance is neglible */
if (L == || Rl == 0)
{
/* pure resistance */
Re = (Rl ==0 | | R == 0) ? 0.0 : Rl * R / (Rl + R)
e->con . implicit [ 0]
e->con . implicit [ 1]
e->con . implicit [2]
va - ia * Re;
vb - ib * Re;






jacob_in [ + 4 * v0a_]
e->con. Jacob infO + 4 * v0n_]
e->con. Jacob in[0 + 4 * i0a_]
e->con. jacob_in [0 + 4 * i0b_]
e->con. Jacob in[0 + 4 * i0c_]
e->con
.


















Jacob in [ + 4
e->con
.
jacob_in [ + 4
e->con
.
Jacob in [ + 4
e->con. Jacob in [ + 4
e->con
.
Jacob in [ + 4
e->con. Jacob in [2 + 4 * vOc
e->con
.
Jacob in [2 + 4
e->con. Jacob in [2 + 4
e->con
.
jacob_in [2 + 4
e->con
.
jacob_in [2 + 4
e->con. Jacob in [2 + 4
vOb_ = 1.0;
vOn = -1.0;
iOb_ ] = -Re / 2 .0
iOc = Re / 2 .0
iOa = Re / 2 .0
iOn = Re / 2 .0
= 1.0;
vOn = -1.0;
iOc = -Re / 2 .0
iOa = Re / 2 .0
iOb = Re / 2 .0




/* inductance present */
e->con . implicit
( (va + va_old
e->con . implicit
( (vb + vb_old
e->con . implicit





































0] = ia - ia_old - (dt / L) *
/ 2.0 - R * ia_old) - (va - va_old) / Rl;
1] = ib - ib_old - (dt / L) *
/ 2.0 - R * ib_old) - (vb - vb_old) / Rl;
2] = ic - ic_old - (dt / L) *
/ 2.0 - R * ic old) - (vc - vc old) / Rl;
- dt / (2.0 * L) - 1.0 / Rl;
- e->con
.





jacob_in [ + 4 * i0a_]
- e->con
.
jacob_in [ + 4 * i0a_]
- e->con
.
jacob_in [ + 4 * i0a_]
- dt / (2.0 * L) - 1.0 / Rl;
- e->con
.




jacob_in [ 1 + 4 * iOb ]
- e->con
.
jacob_in [ 1 + 4 * i0b_]
- e->con
.
jacob_in [ 1 + 4 * i0b_]
- dt / (2.0 * L) - 1.0 / Rl;
- e->con
.




jacob_in [2 + 4 * i0c_]
- e->con. Jacob in [2 + 4 * i0c_]
- e->con
.
jacob_in [2 + 4 * i0c_]
+ 4 * vOa ]
+ 4 * vOn ]
+ 4 * i0a_]
+ 4 * i0b_]
+ 4 * iOc ]
+ 4 * iOn ]
1 + 4 * vOb ]
1 + 4 * vOn ]
1 + 4 * i0b_]
1 + 4 * iOc ]
1 + 4 * iOa ]
1 + 4 * iOn ]
2 + 4 * vOc ]
2 + 4 * vOn ]
2 + 4 * i0c_]
2 + 4 * iOa ]
2 + 4 * i0b_]
2 + 4 * iOn ]
/* turn the Jacob switch on */'
e->con
.
Jacob switch = 1;
/* e->con. Jacob switch = 0; */
173 -

f rl wve .
c
/* store external output variables */
for ( i = ; i < 6 ; i++)








/* f synch_mach. c */
/* Norbert H. Doerry
20 April 1989
This file contains the driver routine for simulating a qeneric
synchronous machine as modelled in:
Synchronous Machine Dynamic Models
J. L. Kirtley Jr.
LEES Technical Report TR-S7-008
June 5, 1987.
**** Modified 29 april ******

















tdefine ilf e->con . in [ 10]
/* rotational properties */
/* Theta is electrical radians, win and wm_dot are mechanical */
tdefine theta e->con . in [ 11
]
tdefine win e->con.in [12]
tdefine wrr._dr e->con . in [ 13 ]
/* sum of rotational inertia and electrical torque */
/* Loads are a negative Te
,
prime movers provide a positive Te */




/* internal variable */
define Psi_q e->con . in [ 15
]
tdefine Psi d e->con . in [ 16














tdefine wm dt 13
tdefine Te 14
/* define parameters */
tdefine xd e->con .param [0]





tdefine xd_pp e->con .param [3]
tdefine xq_pp e->con .param [4]
tdefine xal e->con .param [ 5]
tdefine Tdo_p e->con .param [ 6]




tdefine Tad e->con .param [ 9]





tdefine pp e->con.param[ 12
tdefine wbs e->con .param [ 13
tdefine Vdb e->con. param [ 14
tdefine Pbs e->con .param [ 15]
/* define states */
tdefine s_theta e->con . state [ ]
tdefine s_wrr: e->con . state [ 1 ]
tdefine s_wm_dt e->con . state [2
]
tdefine psi_d e->con . state [3
tdefine psi_q e->con . state [ 4
tdefine eq_r e->con . state [ 5
tdefine eq_pp e->con . state [ 6











e->con . state [10]
e->con . state [11]















e->con . old_state [ ]
e->con . old_state [ 1
]
e->con.old_state [2]
e->con . old_state [3
e->con . old_state [ 4
e->con.old state [5]
e->con.old state [6]
e->con . old_state [7
e->con . old_state [ 8
e->con.old state [9]
e->con . old_state [10]
e->con . old_state [11]
e->con.old state [12]












e->con . implicit [ 0]
e->con . implicit [ 1]
e->con. implicit [2]
e->con . implicit [3]
e->con . implicit [ 4
]
e->con . implicit [ 5]
e->con . implicit [ 6]
e->con . implicit [7]
e->con . implicit [ 8]
e->con . implicit [ 9]












e->con . ext_out [ ]








e->con . ext_cut [ 4
e->con . ext out [ 5








e->con.ext out [ 9
e->con . ext out [10]
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#define vq e->con.e;:t_out [13]
#define id e->con . e::t_out [ 14 ]
tdefine iq e->con . e::t_out [ 15 ]
#define Tepu e->con.e>:t_out [16]
#define RPM e->con.e>:t_out [17]
#define Pmech e->con . ext_out [ 18]
#define Pe e->con .ext_out [ 19]
^define Tacc e->con ,e::t_out [20]
tdefine la e->con . e;:t_out [21 ]
tdefine lb e->con.e::t out [22]
tdefine Ic e->con . ext_out [23]














/* ensure theta is in range */
/* while (theta > TWOP I ) theta -= TWOPI;
while (theta < -TWOPI) theta += TWOPI; */
cost = cos (theta)
;
costp = cos (theta + PI2_3);
costm = cos (theta - PI2 3)
;
sint = sin (theta);
sintp = sin(theta + PI2_3);
sintm = sin (theta - PI2 3) ;
/* calculate RPM */
RPM = wm * 6 0.0 / TWOPI;
/* using the shielding constraint model */
/* calculate base quantities */
if (wbs == 0) wbs = TWOPI * 60.0;




if (Pbs == 0) Pbs = 1.0;
if (pp <= 0) pp = 1.0;
IdB = Pbs * C2_3 / Vdb;
IfB = Ifnl * (xd - xal);
if (IfB == 0) IfB = 1.0;
VfB = Pbs /' IfB;
Tbs = pp * Pbs / wbs;
/* calculate the phase voltages */
va = vOa - vOn;
vb = vOb - vOn;
vc = vOc - vOn;
/* calculate instantaneous power */
Pe = va * iOa + vb * iOb + vc * iOc;
/* do the Parks transformation for both the current and voltages */
id = C2_3 * (cost * iOa + costm * iOb + costp * iOc) / IdB
iq = - C2_3 * (sint * iOa + sintm * iOb + sintp * iOc) / IdB
io = C2 3 * ( iOa / 2.0 + iOb / 2.0 + iOc / 2.0 ) / IdB
vd = C2_3 * (cost * va + costm * vb + costp * vc) / Vdb
vq = - C2_3 * (sint * va + sintm * vb + sintp * vc) / Vdb
vo = C2_3 * ( va / 2 . + vb/2.0 + vc/2.0)/ Vdb
/* convert the field variables to per unit */
ifd = (ilf - iOf) / (2.0 * IfB);
vfd = (vlf - vOf) / VfB;
Taq = (xd_pp != 0.0) ? Tad * :-:q_pp / xd_pp : Tad;
/* ensure xd_pp and xq pp are non zero */
if (xd_pp <= 0.0) xd_pp = .01;
if (xq_pp <= 0.0) xq_pp = .01;
/* calculate parameters */
xf = (xd != xd_p) ? (xd - xal) * (xd - xal) / (xd - xd_p) : 1000.0;
rf = (Tdc_p != 0.0) ? xf / (wbs * Tdo_p) : 1000.0;
::ad = xd - xal.;
::kd = (xd != ::d_pp) ? ::ad * xad / (xd - xd_pp) : 1000.0;
alpha = (xd_p != xd_pp) ? (xd - xd_pp) / (xd_p - xd_pp) : 100C.0;
/* calculate variables */




ed_pp = xq_pp * iq - Psi_q;
eq_pp = Psi_d - :-:d_pp * id;
eq_p = (xf != 0.0) ? (xad * (xf - xkd) * ifd + xkd * eq_pp) / xf :
xad * ifd;
psi d = Psi_d;
psi_q = Psi_q;
/* calculate derivatives */
d_psi_d = (Tad != 0) ? ( eq_pp - psi_d) / Tad + wm * pp * psi_q + wbs * vd
0.0;
d_psi_q = (Taq != 0) ? (-psi_q - ed_pp) / Taq - win * pp * psi_d + wbs * vq
0.0;
d_eq_pp = (Tdo_pp != 0) ? (- xd_p * eq_pp / xd_pp +
eq_p + (xd_p - xd_pp) * psi_d / xd_pp) / Tdo_pp : 0.0;
d_ed_pp = (Tqo_pp != 0) ? (- xq * ed_pp / xq_pp -
(xq - xq_pp) * psi_q / xq_pp) / Tqo_pp : 0.0;
d_eq jd = (Tdc_p != 0) ?
(-alpha * eq_p + (alpha - 1.0) * eq_pp + eaf) / Tdo_p : 0.0;
/* calculate associated implicit variables (trapezoidal integeration) */
/* changed 29 april to use modified trapezoidal method */
i_psi_d = (Tad != 0) ?
psi_d - psi_d_old - (dt) * (0.6 * d_psi_d +0.4 * d_psi_d_old) :
eq_pp - psi d;
i_psi_q = (Taq != 0) ?
psi_q - psi_q_old - (dt) * (0.6 * d_psi_q +0.4 * d_psi_q_old) :
psi_q + ed_pp;
i_eq_pp = (Tdc_pp != 0) ?
eq_pp - eq_pp_cld - (dt) * (0.6 * d_eq_pp +0.4 * d_eq_pp_old) :
- xd_p * eq_pp / xd_pp + eq_p + (Md_p - xd_pp) * psi_d / xd_pp ;
i_ed_pp = (Tqc_pp != 0) ?
ed_pp - ed_pp_old - (dt) * (0.6 * d_ed_pp + 0.4 * d_ed_pp_old) :
- xq * ed_pp / >:q_pp - (xq - xq_pp) * psi_q / xq_pp;
i_eq_p = (Tdc_jp != 0) ?
eq_p - eq_p_old - (dt) * (0.6 * d_eq_p +0.4 * d_eq_p_old ) :
-alpha * eq_p + (alpha - 1.0) * eq_pp + eaf;
/* the zero sequence current should go to zero since sum of currents
must go to zero if there is no leakage to ground */
isum = io;
/* the sum of the field currents should be zero */
ifsum = (iOf + ilf) / IfB;
/* vo also goes to zero since the zero sequence current is always zero
and therefore the zero sequence flux can never build up */





Tepu = psi_d * iq - psi_q * id; /* 59 */
/* calculate the mechanical Power */
Pmech = Tepu * wm * Tbs;
/* calculate load torque */
Tacc = 2 . * H * pp * wm_dt / wbs;
/* The Te variable is Nm of the torque coming cut of the machine */
Torq = Tacc - Tepu - Te / Tbs;
/* integrate the frequency */
s_theta = theta;
s wm = wm;
s wm dt = wm_dt
;
W = s_theta - s_theta_old - (dt / 2.0) * ( s_wm * pp + s_wm_old * pp)
;
/* modified the trapezoidal integration to weight the 'Euler Backward'
contribution. This prevents the acceleration from oscillating
should the frequency be held at a constant
*/
Wdct = s_wm - s wm old - (dt) * (0.6 * s_wm_dt +0.4 * s_wm_dt old);
/* turn jacobian switch off */







/* f speed_reg.c */
/* Norbert H. Doerry
15 April 1989
This device describes a prime mover controlled by a mechancial
governor and attached to a shaft that has windage losses (B)
.
The governor is based on the type found on the SSN-637 class
submarine and described in:
R.C. Dalton
Turbine Generator Simulations for DD-692 Class 450 KW Machine
and SSN-637 Class 2000 KW Machine, NAVSSES Philadelphia Project C-267
5 March 1984
.
This particular model was developed in:
Norbert H. Doerry
Shipboard Electrical Generator Simulation
Semester Project Report for 6.238, MIT
17 May 1988
**** Modified 1 May 1989 ******
changed the control from speed to torque
*********
Input variables
s = Primary Amplifier Fulcrum Displacement (inches) (0 to .5)
Tm = Torque on shaft (Nm)
wm = Mechanical speed (rad/sec)
Parameters
wnlo = 374.72 (rad/sec) base setting for speed
wds = 63.38 (rad/sec-in) Coefficient for s
wdTepu = -20.15 (rad/sec) Coefficient for Tram / TBS
TBS = Base Torque
Tg = .3275 (sec) Regulator time constant
B = (Nmsec) Damping Coeffient
External Output variables
Tmm = Torque seen by prime mover
Wg = (HZ) Droop frequency
Pshaft = power seen at shaft











tdefine Tm_order e->con . state [ 0]
tdefine Tmpu e->con . state [ 1
]
tdefine Tm_order_old e->con . old_state [ 0]
tdefine Tmpu_old e->con.old state [1]
tdefine wnlo e->con .param [ 0]
tdefine wds e->con .param [ 1










tdefine Tmm e->con.ext out[0]
tdefine Tm_ e->con.ext out[l]
tdefine Pshaft e->con. ext_out [2]








TTnm = Tm + B * wm;
if (TBS == 0) TBS = 1.0;
Tmpu = Tmm / TBS;
if (wdTepu != 0)
{
/* find the desired torque */
Tm_order = (wm - wnic - wds * s) / wdTepu;
e->con. implicit [0] = (Tmpu - Tmpu_old) * Tg -
dt * (Tm_crder_old - .5 * Tmpu - .£ * Tmpu_cld)
e->con. jacob_in [0] = (E / TBS) * (Tg - dt * .5)
e->con. jacob_in[l] = (1.0 / TBS) * (Tg - dt * .5)







/* set the speed to the ordered speed */
e->con . implicit [ 0] = (wm - wnlo - wds * s) / WBS,
e->con. jacob_in [0] = 1.0 / WBS;
e->con
.
jacob_in [ 1] = 0.0;
e->con. Jacob in[2] = - wds / WBS;





Pshaft = Tm * wm;














#define vOa e->con . in [ 0]
tdefine vOb e->con.in[l]





tdefine Vbs e->con . ir. [ 7] /* This is the desired voltage */
tdefine wbs e->con.in[8]
tdefine phase e->con.in[9]
tdefine vt e->con . in [ 10
]
tdefine Vfdbs e->con .param [ ] /* This is nominal field voltage */
tdefine K e->con .parairi [ 1 ] /* This is forward DC gain of error */
tdefine Tvr e->con .param [2] /* This if voltage regulator Time const */
tdefine Vfma:-: e->con .param [3] /* maximum limit for field voltage */
tdefine Vfmin e->con .param [4
]
/* minimum limit for field voltage */
tdefine II e->con . implicit [0]
tdefine 12 e->con . implicit [ 1
]
tdefine Isum e->con . implicit [2
tdefine Integrate e->con . implicit [3]
tdefine Verr e->con . state [ ]
tdefine Vsig e->con . state [ 1
tdefine theta e->con . state [2
tdefine clip e->con . state [ 3
tdefine Verr_old e->con.old state [0]
tdefine Vsig_old e->con . old_state [ 1
]
tdefine theta_old e->con . old_state [2]













vb , vc , vn, vsig, vf ;
double cost, costm;
vn = (vOa + vOb + vOc) / 3.0,
va = vOa - vn;
vb = vOb - vn;
vc = vOc - vn;




/* calculate phase */
while (theta_old > TWOPI) theta_old -= TWOPI;
while (theta_old < -TWOFI) theta_old += TWOPI;
/* keep the phase angle in a good range */
while (phase > TWOPI) phase -= TWOPI;
while (phase < -TWOPI) phase += TWOPI;
theta = theta_old + wbs * dt ; /* euler backwards method */
cost = cos (theta + phase);
costm = cos (theta - PI2 3 + phase)
;
11 = (va - vt * cost ) / Vbs;
12 = (vb - vt * costm) / Vbs;
Verr = 1 . - vt / Vbs;
Vsig = (vlf - vOf) / Vfdbs - 1.0;
if (clip_old == 0)
{
/* use a modified trapezoidal integration scheme (weight euler back) */
Integrate = Tvr * (Vsig - Vsig_old) +
dt * ( .6 * Vsig + .4 * Vsig_old - . 6 * K * Verr - .4 * K * Verr_old)
vf = vlf - vOf;
}
else if (clip old == 1)
{
Integrate = (Vfmax - (vlf - vOf ) ) / Vbs;




dt * (.4 * Vsig_old - .6 * K * Verr - .4 * K * Verr_old) ) /
(Tvr + dt * 0.6)
;
vf = (vsig + 1.0) * Vfdbs;
else
{
Integrate = (Vfmin - (vlf - vOf ) ) / Vbs;
vsig = (Tvr * Vsig_old -
dt * (.4 * Vsig_old - . 6 * K * Verr - .4 * K * Verr_old) ) /
(Tvr + dt * 0.6);
vf = (vsig +1.0) * Vfdbs;
}
Isum = iOf + ilf;
/* update the state */'
if (vf >= Vfmax) clip = 1.0;
else if (vf <= Vfmin) clip = -1.0;
else clip = 0.0;
/* let the system calculate the jacobian for now */









/* f ind motor. c */















define wm dt e->con.in[8]
define vOn e->con.in[9]
define ira e->con . in [ 10]
define irb e->con . in [ 11
]
define ire e->con . in [ 12]
define Ila e->con . implicit [ 0]
define lib e->con . implicit [ 1]
define lie e->con . implicit [2]
define lira e->con . implicit [3]
define Ilrb e->con . implicit [ 4 ]
define lire e->con . implicit [ 5]
define Isum e->con . implicit [ 6]
define W e->con . implicit [7]
define Wdot e->con . implicit [ 8
]
define Torque e->cor. . implicit [ 9]
define Rs e->con .param [0]
define Xls e->con .param [ 1
]
define XM e->con .param [2]
define Xlr_prime e->con .param [3]
define Rr_prime e->con .param [4
define J e->con .param [5]
define wbs e->con .param [ 6]
define pp e->con .param [7]
define B e->con .param [8
define Tmech e->con.ext in[0]
define lam_sa e->con . state [0
define lam_sb e->con . state [1]
define lam_sc e->con . state [2]




define dlam sb e-->con . state [4 ]
define dlam sc e-->con . state [ 5
]
#def ine lam ra_p e-->con. state [6]
#def ine lam rb_p e-->con . state [7]
#def ine lam rc_p e-->con . state [8
#def ine dlam ra_p e-->con. state [9]
define dlam rb_p e-->con . state [10]
define dlam rc_p e-->con . state [11]
define theta s e-->c on. state [12]
define w s e-->con .state [13]
define w dot s e-->con .state [14
]
define lam sa old e->con.old state [0]
define lam sb old e->con.old state [1]
define lam sc old e->con.old state [2]
define dlam sa old e->con.old state [3]
define dlam sb old e->con.old state [4]
define dlam sc old e->con.old state [5]
define lam ra_p old e->ccr. .old state [6]
define lam rb_p old e->con.old state [7]
define lam rc_p old e->con.old state [8]
define dlam ra_p old e->con.old state [9]
define dlam rb_p old e->con.old state [10]
define dlam rc_p old e->con.old state [11]
define theta s old e->con.old state [12]
define w s old e->con.old state [13]
define w dot s old e->con.old state [14]
define RPM e->con . e^rt out [ '
define Te e->con.ext out [ 1
.
define Td e->con.ext out [2]
define Tl e->ccn.ext out [3[
define WATTS e->con.ext out[4[
define HP e->con.ext out[5[
define la e->con .e>:t out[6[
define lb e->con . ext out[7[
define Ic e->con.e>:t out [8.










double Lis, Llr_p, M, Lms;
double Lll, L2 1
, L4 1 , LSI, L61, L44,








RPM = wm * 6 0.0 / TWOPI;
cost = cos(theta)
;
costp = cos(theta + TWOPI / 3.0);
costm = cos (theta - TWOPI / 3.0);
/* set the default base frequency to 60 HZ if zero */
if (wbs == 0) wbs = TWOPI * 60.0;
/* calculate inductances */
Lis = Xls / wbs;
Llr_p = Xlr_prirne / wbs;
M = XM / wbs;
Lms = 2.0 * M / 3.0;
Lll = Lis + Lms;
L21 = - Lms / 2.0;
L4 4 = Llr_p + Lms;
L4 1 = Lms * cost;
L51 = Lms * costp;
L61 = Lms * costm;
/* calculate stator fluxes */
lam_sa = Lll * iOa + L21 * iOb + L21 * iOc +
L41 * ira + L51 * irb + L61 * ire;
lam_sb = L21 * iOa + Lll * iOb + L21 * iOc +
L61 * ira + L4 1 * irb + L51 * ire;
lam_sc = L21 * iOa + L21 * iOb + Lll * iOc +
L51 * ira + L6i * irb + L4 1 * ire;
lam_ra_p = L41 * iOa + L61 * iOb + L51 * iOc +
L4 4 * ira + L21 * irb + L21 * ire;
lam_rb_jp = L51 * iOa + L41 * iOb + L61 * iOc +
L21 * ira + L4 4 * irb + L21 * ire;
lam_rc_p = L61 * iOa + L51 * iOb + L41 * iOc +
L21 * ira + L21 * irb + L44 * ire;
/* calculate the derivatives of the stator fluxes */
dlam_sa = vOa - vOn - Rs * iOa;
dlam_sfc = vOb - vOn - Rs * iOb;
dlam sc = vOc - vOn - Rs * iOc;
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/* do the integrations of the fluxes */
Ila = lam_sa - lam_sa_old - (dt / 2.0) * (dlam_sa + dlam_sa_old)
lib = lam_sb - lam_sb_old - (dt / 2.0) * (dlam_sb + dlam_sb_old)
lie = lam sc - lam. sc old - (dt / 2.0) * (dlam. sc + dlam sc old)
lira = lam ra_p - lam_ra_p_old
I lrb = lam rb_p - lam_rb_p_old
lire = lam_rc_p - lam_rc_p_old
/* do the current sum */
Isum = iOa + iOb + iOc;






(dlam rc_p + dlam_rc_p_old)
Te = - pp Lms ((iOa * (ira
iOb * (irb
iOc * (ire
irb / 2.0 - ire / 2.0) +
ire / 2.0 - ira / 2.0) +
ira / 2.0 - irb / 2.0)) * sin(theta]
(sqrt (3.0) /2.0) * cos(theta)
(iOa * (irb - ire) +
iOb * (ire - ira) +
iOc * (ira - irb) ) )
;
WATTS = Te * wm;
HP = WATTS / 74 6.0;
Td = B * wm;
Tl = Tmech + Td;
Torque = Te - J * wm_dt - Tl;
theta_s = theta;
w s = wm;
w dot s = wm dt
;
/* do the integration of the frequency and acceleration */
W = theta_s - theta_s_old - (dt / 2.0) * pp * (w_s + w_s_old)







/* f_switch_3p . c */
/* Norbert H. Doerry
12 March 1989
This routine simulates a 3 phase switch. When a switch is commanded
to open, the switch is left closed until the current has a zero-crossing,
This means that each phase will open at a slightly different time.






















































vOa e->con . in
vOb e->con.in










sa e->con . state [0
]
sb e->con . state [1
sc e->con . state [2
ia e->con . state [3
ib e->con . state [4
ic e->con . state [ 5
sa_old e->con . old_state
sb old e->con . oid_state
sc_cld e->con . old_state
ia_old e->con . old_state
ib old e->con.cld state
































/* initialize the jacobian matrix to zeroes if dt == */
for (i = ; dt == .0 && i < 6 ; i++)
fcr (j = ; j < 12 ; j++)
e->con
.
jacob_in [ i + 6 * j] = 0.0;
va = via - vOa;
vb = vlb - vOb;
vc = vie - vOc;
ia = (ila - iOa) / 2.0
ib = (ilb - iOb) / 2.0
ic = (ile - iOc) / 2.0
/* see if switch is closed */






else /* if switch is ordered open, use results from last time */
{
sa = sa_old;
sb = sb old;
sc = sc_old;
}
/* if the switch is closed, the voltage should go tc zero, otherwise
the current should qo to zero */
e->con . implicit [ 0] = (sa == 1.0) ? va
e->con . implicit [ 1] = (sb == 1.0) ? vb




if (sa == 1.0)
{
e->con. Jacob in[0 + 6 * v0a_] =
e->con. jacob_in [0 + 6 * vla_] =
e->con
.
jacob_in [0 + 6 * i0a_] =









jacob_in [0 + 6 * v0a_] = 0.0
e->con
.
jacob_in [0 + 6 * vla_] = 0.0
e->cor.




e->con. Jacob in[0 + 6 * ila ] = 0.5;
if (sb == 1.0)
e->con
.
jacob_in [ 1 + 6 * vOb
e->con
.
jacob_in [ 1 + 6 * vlb
e->con
.
jacob_in [ 1 + 6 * iOb











jacob_in [ + 6
e->con. Jacob in [ + 6
e->con
.











i0b_] = - 5
ilb ] = 5
if (sc == 1.0)
e->con
.
jacob_in [2 + €
e->con
.
jacob_in [2 + 6
e->con
.
jacob_in [2 + 6






jacob_in [2 + 6
e->con
.
jacob_in [2 + 6
e->con. Jacob in [2 + 6
e->con. Jacob in [2 + 6












/* the last three implicit variables assure currents are the same */
e->con . implicit [ 3] = iOa + ila;
e->oon. implicit [4] = iOb + ilb;
e->con . implicit [ 5] = iOc + ilc;
e->con. Jacob in [3 + 6 * iOa
e->con
.
jacob_in [3 + 6 * ila
e->con
.
jacob_in [4 + 6 * iOb
e->con. jacob_in [4 + 6 * ilb
e->con
.
jacob_in [ 5 + 6 * iOc
e->con
.
jacob_in [5 + 6 * ilc
/* see if should open the switches (look for zero crossing) */
if (Switch == 0)
sa = (ia * ia_old <= 0.0)
sb = (ib * ib_old <= 0.0)











/* save the external output variables */
for (i = ; i < 6 ; i++)







f breaker 3p .
c
/* f_breaker_3p.c */
/* Norbert H. Doerry
8 April 1989
This routine simulates a 3 phase breaker. When a breaker is commanded
to open, the switch is left closed until the current has a zero-crossing.
This means that each phase will open at a slightly different time.
Closing the switch happens instantaneously.















define ilb e->con . in [ 10
]
define ile e->con . in [ 1 1
define sa e->con . state [0]
define sb e->con . state [ 1
]
define sc e->con . state [2
define ia e->con . state [3
define ib e->con . state [4
define ic e->con . state [ 5
define ave ia e->con . state [ 6]
define ave ib e->con . state [ 7
]
define ave ic e->con . state [ 6]
define t ia e->con . state [ 9]
define t ib e->con . state [ 10
]
define t_ic e->con . state [ 11
define sa old e->con . old_state [0
]
define sb_old e->con . old_state [ 1
define sc_old e->con . old_state [2
define ia_old e->con . old_state [ 3
define ib old e->con.old state [4]
define ic_old e->con . old_state [5
define ave_ia_old e->con . old_state [ 6]
define ave_ib_old e->con . old_state [ 7
]
define ave_ic_old e->con . old_state [ 8
define t_ia_old e->con . old_state [ 9]
define t_ib_old e->con . old_state [ 10
]





#def ine vOb 1
#def ine vOc 2
#def ine via 3
#def ine vlb_ 4
#def ine vie 5
#def ine iOa 6
#def ine iOb_ 7
#def ine iOc 8
#def ine ila_ 9
#def ine ilb_ 10
#def ine ile 11
define Switch e->con.ext_in[0]
define f e->con .param [0]
define I_trip e->con .param [ 1
]
define time_trip e->con .param [2
















/* initialize the jacobian matrix to zeroes if dt == */
for (i = ; dt == .0 && i < 6 ; i++)
for (j = ; j < 12 ; j++)
e->con. Jacob in[i + 6 * j] = 0.0;
va = via - vOa;
vb = vlb - vOb;
vc = vie - vOc;
ia = (ila - iOa) / 2.0
ib = (ilb - iOb) / 2.0
ic = (ile - iOc) / 2.0




if (sa > 7 || sa < |
|
sa
if (sb > 7 || sb < || sb
if (sc > 7 || sc < || sc
}
== WRONG) sa = ALL_ON
== WRONG) sb = ALL_ON
== WRONG) sc = ALL ON








f_switch_of f (&sa) ;
f_switch_of f (&sb)
;
f switch off (Ssc)
/* see if breaker should open */





f breaker off (Ssc)
/* if the switch is closed, the voltage should go to zero, otherwise
the current should go to zero */
e->con . implicit [ 0] = ((int) sa % 2
e->con .implicit [ 1] = ((int) sb % 2
e->con . implicit [ 2] = ((int) sc % 2
1 0) ? va ia
1 0) ? vb ib
1 .0) ? vc ic
if ( (int) sa % 2 == 1.0)
{
e->con. Jacob in[0 + 6 * v0a_] = -
e->con
.
jacob_in [ + 6 * vla_] =
e->con
.
jacob_in [0 + 6 * i0a_] =
e->con
.




e->con. Jacob in[0 + 6 * vOa
e->con
.
jacob_in [0 + 6 * via
e->con. Jacob in[0 + 6 * iOa
e->con
.












if ( (int) sb % 2 == 1.0)
e->con. Jacob in [ 1- + 6 * vOb ] = - 1.0;
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jacob_in [ 1 + 6 * vlb ] = 1.0
e->con. jacob_in [ 1 + 6 * i0b_] = 0.0
e->con
.
jacob_in [ 1 + 6 * ilb ] = 0.0
else
{
e->con. jacob_in [ 1 + 6 * v0b_] = 0.0
e->con
.
jacob_in [ 1 + 6 * vlb ] = 0.0
e->con
.
jacob_in [ 1 + 6 * i0b_] = - 0.5
e->con
.
jacob_in [ 1 + 6 * ilb_] = 0.5
}
vOc ] = -- 1 .0
vlcj = 1 .0
i0c_] =
ilc ] =




jacob_in [2 + 6
e->con
.










e->con. Jacob in [2 + 6 * vOc ] = 0.0
e->con. Jacob in [2 + 6 * vie ] = 0.0
e->con
.
jacob_in [2 + 6 * i0c_] = - 0.5
e->con
.
jacob_in [2 + 6 * ilc_] = 0.5
/* the last three implicit variables assure currents are the same */
e->con . implicit [ 3 ] = iOa + ila;
e->con . implicit
[
4 ] = iOb + ilb;





+ 6 * i0a_] = 1.0
e->con
.
jacob_in [3 + 6 * ila_] = 1.0





+ 6 * ilb ] =1.0
e->con. Jacob in [
5
+ 6 * iOc ] =1.0
e->con. Jacob in [5 + 6 * ilc ] =1.0
/* see if should open the switches (look for zero crossing) */
if (ia * ia old <= 0.0) f zero cross (&sa);
if ( ib * ib old <= 0.0) f zero cross (&sb);
if (ic * ic_old <= 0.0) f zero cross (&sc);
/* update the current timers */
/* calculate the rms currents */
if (f > 1.0) f = 1.0;
if (f<0) f = . ;




ave_ia = sqrt ( (1.0 - f) * ia
ave_ib = sqrt ( (1.0 - f) * ib
ave ic = sqrt ( (1.0 - f) * ic
ia + f * ave_ia_old * ave ia old)
ib + f * ave_ib_old * ave_ib old)
ic + f * ave ic old * ave ic old)
t_ia = (ave_ia >= I_trip) ? t_ia_old += dt
t_ib = (ave_ib >= I_trip) ? t_ib_old += dt
t_ic = (ave_ic >= I_trip) ? t_ic_old += dt




/* save the external output variables */
for (i = ; i < 12 ; i++)
e->con.ext out[i] = e->con . state [i ]
;
/* f switch on performs the transformation of states for the
external input variable turning on */
f switch on (x)
double *x;
{
if (*x == ALL_0FF_0) *x = ALL_0N
else if (*x == ALL_0FF_C) *x = ALL_0N
else if (*x == SW_0FF_0) *x = ALL_0N
else if (*x == SW_0FF_C) *x = ALL_0N
else if (*x == TRIPPED_0) return;
else if (*x == TRIPPED_C) return;
else if (*x == ALL_0N) return;




if (*x == ALL_0FF_0) *x = ALL_0FF_0;
else if (*x == ALL_0FF_C) *x = ALL_0FF_C;
else if (*x == SW_0FF_0) *x = SW_0FF_0;
else if (*>: == SW_0FF_C) *x = SW_0FF_C;
else if (*x == TRIPPED_0) *x = ALL_0FF_0;
else if (*x == TRIPPED_C) *x = ALL_0FF_C;
else if (*x == ALL_0N) *x = SW_0FF_C;
else *x = SW OFF C;






*x = ALL OFF
_0
*x = ALL_OFF c
*x = TRIPPED
*x = TRIPPED c




if (*x == ALL_OFF_0)
else if (*x == ALL_OFF_C)
else if (*x == SW_OFF_0)
else if (*x == SW_OFF_C)
else if (*x == TRIPPEDJD)
else if (*x == TRIPPED_C)
else if (*x == ALL_ON)





if (*x == ALL_OFF_0) *x = ALL_OFF_0;
else if (*x == ALL_OFF_C) *x = ALL_OFF_0;
else if (*x == SW_OFF_0) *x = SW_OFF_0;
else if (*x == SW_OFF_C) *x = SW_OFF_0;
else if (*x == TRIPPEDJD) *x = TRIPPED_0;
else if (*x == TRIPPED_C) *x = TRIPPED_0;
else if (*x == ALL_ON) *x = ALL_ON;









/* f spst switch. c */
/* Norbert H. Doerry
15 March 1985













define Switch e->con.ext in [ ]
define v e->con.e>:t out[0]







v = vO - vl;
i = (iO - il) / 2.0;
/* second implicit variable is sum of currents */
e->con . implicit [ 1] = iO + il;
/* set up the jacobian matrix */
e->con
.
Jacob switch = 1; /* turn jacobian switch on */
if (Switch ==0) /* open */
{
e->con . implicit [0] = i;
e->con
.
jacob_in [0 + 2 * v0_] = 0.0
e->con
.
jacob_in [0 + 2 * vl_] = 0.0
e->con. jacob_in [0 + 2 * i0_] = 0.5





slse /* closed */'
{
e->con . implicit [ 0] = v;
e->con
.
jacob_in [ + 2 * v0_] = 1.0;
e->con
.
jacob_in [ + 2 * vl ] = - 1.0;
e->con
.
jacob_in [0 + 2 * i0_] = 0.0;
e->con
.





+ 2 * v0_] = 0.0,
e->con
.
jacob_in [ 1 + 2 * v^-_] = 0.G,
e->con
.
jacob_in [ + 2 * i0 ] = 1.0,
e->con
.








/* f gen_synch_3p . c */
/* Norbert H. Doerry */
/* 12 March 1989
This file simulates a synchronous generator that is modelled as
a three phase source with a series inductance. The magnitude and
the frequency of the generator are input variables. The phase angle





















define va e->con . state [ ]
define vb e->con . state [ 1
]
define vc e->con . state [2
define ia e->con . state [3
define ib e->con . state [4
define ic e->con . state [ 5
define t e->con . state [ 6]
define vga e->con . state [ n ]
define vgb e->con . state [ 8
define vgc e->con . state [ 9
define va_old e->con . old_state [ ]
define vb_old e->con . old_state [1]
define vc old e->con . old_state [2
]
define ia_old e->con . old_state [3
define ib_old e->con . old_state [ 4
define ic_old e->con . old_state [ 5
define t old e->con.old state [€]
define vga_oid e->con.old state [7]
define vgb old e->con . cld_state [8


























double f ta, ftb, ftc, fta old, ftb old, ftc old;
double pa,pb,pc;
/* initialize the jacobian matrix to zeroes if dt == */
for (i = ; dt == 0.0 && i < 4 ; i++)
for (j = ; j < 10 ; j++)
e->con. Jacob in[i + 4 * j] = 0.0;
/* calculate states */
va = vOa - vOn;
vb = vOb - vOn;
vc = vOc - vOn;
ia = (iOa - iOn
ib = (iOb - iOn
ic = (iOc - iOn
iOb - iOc) / 2.0
iOc - iOa) / 2.0
iOa - iOb) / 2.0
/* update the time counter */
t = dt + t_old;
/* calculate phases */
pa = (freq * t * RADSEC_HZ + phase_a * RAD_DEG)
pb = pa - PHASE_SHIFT;
pc = pa + PHASE_SHIFT;
/* calculate phase generator voltages */
vga = Vmag * cos (pa)
;
vgb = Vmag * ccs (pb)
vgc = Vmag * cos (pc)
/* sum of currents should be zero */
e->con. implicit [3] = iOa + iOb + iOc + iOn;
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f gen synch 3p.c
e->con
.
jacob_in [3 + 4 * iOa_] = 1.0
e->con
.
jacob_in [3 + 4 * i0b_] = 1.0
e->con
.
jacob_in [3 + 4 * i0c_] = 1.0
e->con
.
jacob_in [3 + 4 * i0n_] = 1.0
/* see if inductance is zero */
if (L == 0)
{
e->con . implicit [ 0] = va - vga;
e->con . implicit [ 1 ] = vb - vgb;
e->con . implicit [ 2] = vc - vgc;
e->con. Jacob in[0 + 4 * vOa
e->con. Jacob in[0 + 4 * vOn
e->con
.
jacob_in [ + 4 * freq
e->con
.
jacob_in [ + 4 * Vmag
e->con
.
jacob_in [ 1 + 4 * vOb
e->con. Jacob in [ 1 + 4 * vOn
e->con. Jacob in [ 1 + 4 * freq ] =
e->con. Jacob in [ 1 + 4 * Vmag ] =
e->con
.
jacob_in [2 + 4 * vOc
e->con
.
jacob_in [2 + 4 * vOn
e->con
.
jacob_in [2 + 4 * freq_]
e->con
.
jacob_in [2 + 4 * Vmag_]
= 1.0;
= -1.0;
= Vmag * t
= - cos (pa)
* RADSEC HZ * sin (pa)
1.0;
-1.0;






Vmag * t *
- cos (pc) ;
RADSEC_HZ * sin(pc)
}
else if (R == 0) /* if leakage resistance is zero, output voltages are */
{
e->con . implicit [ ] = va;
e->con . implicit [ 1 ] = vb;
e->con . implicit [2] = vc;
e->con. Jacob in[0 + 4 * vOa
e->con
.
jacob_in [ + 4 * vOn
e->con. Jacob in [ 1 + 4 * vOb
e->con
.
jacob_in [ 1 + 4 * vOn
e->con
.
Jacob in [2 + 4 * vOc
e->con. Jacob in [2 + 4 * vOn








e->con. implicit [0] = ia - ia_old - (dt/2.0) *
( (va - vga) + (va old - vga_old) ) / L - (va - va_old) / R;
e->con .implicit [1] = ib - ib_cld - (dt/2.0) *
( (vb - vgb) + (vb_old - vgb_cld) ) / L - (va - va_old) / R;
e->con. implicit [2] = ic - ic_old - (dt/2.0) *






jacob_in [ + 4 * iOa
e->con
.
jacob_in [ + 4 * iOb
e->con
.
jacob_in [ + 4 * iOc
e->con
.
jacob_in [ + 4 * iOn
e->con
.
jacob_in [ + 4 * vOa
e->con
.
jacob_in [ + 4 * vOn
e->con
.
jacob_in [ + 4 * Vmag ]=





= - dt / (2.0 * L) - 1.0 / R;
= - e->con
.
jacob_in [ + 4 * vOa ]
cos (pa) * dt / (2.0 * L) ;
- dt * Vmag * sin (pa) * t * RADSEC HZ / (2.0 * L);
e->con
.
jacob_in [ 1 + 4 * iOb
e->con
.
jacob_in [ 1 + 4 * iOc
e->con
.
jacob_in [ 1 + 4 * iOa
e->con
.
jacob_in [ 1 + 4 * iOn
e->con
.
jacob_in [ 1 + 4 * vOb
e->con. Jacob in [ 1 + 4 * vOn
e->con
.
Jacob in [ 1 + 4 * Vmag ]= cos (pb
e->con
.
jacob_in [ 1 + 4 * freq ]=





= - dt / (2.0 * L) - 1.0 / R;
= - e->con. Jacob in[l + 4 * vOb
dt / (2.0 * L) ;
* t * RADSEC HZ / (2.0 * L);
e->con
.
jacob_in [2 + 4 * iOc ] = 0.5
e->con
.
jacob_in [2 + 4 * i0a_] = -0.5
e->con
.
jacob_in [2 + 4
e->con
.
jacob_in [2 + 4
e->con
.
jacob_in [2 + 4
e->con
.
jacob_in [2 + 4
e->con. Jacob in [2 + 4 * Vmag_] = cos (pc)
e->con
.
jacob_in [2 + 4 * freq_]
=
- dt * Vmag * sin(pc) * t * RADSEC_HZ / (2.0 * L);
iOb_] = -0.5,
iOnJ = -0.5;
vOc_] = - dt / (2.0 * L) - 1.0 / R;
vOn ] = - e->con
.
jacob_in [2 + 4 * vOc
dt / (2.0 * L) ;
/* turn the Jacob switch on */
e->con
.
Jacob switch = 1;
/* store external output variables */
for ( i = ; i < 6 ; i++)








/* penner. h */
/* Norbert H. Doerry
14 March 198 9
This is an include file which tells the main proaram where to get
the proper information for the devices
*** Modified 11 April 1989 by nhd ****
added breaker_3p
*** Modified 15 April 1989 by nhd ****
added synch_mach, speed_reg, volt_reg, ind_motor, gas_turbine, source
integrator
*** Modified 27 April 1989 by nhd ****
added volt_meter
*/
typedef int (*FUNCTION_PTR) ()
;
tdefine NBR_DEV_FILES 2 /* number of device description files */
static char *device file [] = /* names of the device description files */
{




4 ll/sepsip/one_phase . input"
};
static int nbr_device_file [ ] =
{
12, /* number of devices per file */
10
};

































































































int F8 () ;









































*** last update 17 April 1989
*** updated 27 April 1989















































: synchronous generator with synchronous reactance
: three phase switch
: calculates average value of voltage
: three phase breaker
: synchronous machine model
.•speed regulator model (turbine with governor)
rvoltage regulator (field excitation)
: induction motor model
:
gas turbine model


































































































































































































































































































































































































































































one phase . input
one phase . input
Norbert H Doerry
15 March 1989/' modified 15 april 1989





























































































































































































SEPSIP uses a separate menu driver program for the utility menu. This was done to
allow the user to customize the utility options without recompiling SEPSIP. By editing the
file sepsip_util.menu, the utility menu can be modified without any recompilation.
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/* menu . c */
/* Norbert H Doerry
5 March 1988
This program is a universal menu driver. It requires
that another file exist with the same name plus an
extension of .menu This second file is a text file
that contains the program header and all the menu
information in the following format :
( header ) ( As many lines as you would like as long
as none of them begins with !
)
! (header delimiter)
string (what the user types in to execute the
corresponding menu item)
name (name of menu item)
command (program or command to be executed)
. . . (This 3 line sequence repeated)
! (command delimiter)
If more than one command is given the same character,
the first one on the list will be executed.
The program also puts the following command at the





Thus you can' t use a q or ! for a character
A ! inputted from the user will repeat the last
command executed.
***** VERSION 2.0 ********
Heavily revised to include the following
- commands can be up to 10 characters long
- arguments can be passed to the commands




















char comm[CHRLEN] ; /* name of this program (minus path)*/
















strcpy (command, argv [ 0] )
;
strcat (command, " .menu")
len = strlen (argv [ 0] )
for (i=len; ( (i != -1) && argv[0][i] != '/') ; i— )
;
i + + ;
for ( j = ; i <= len ; i++)
comm [j++] = argv [0 ] [ i]
;
if ((in = fopen (command, "r") ) == NULL)
{




inline [0] = NULL;
while ( (fgets (inline, CHRLEN, in) != NULL) && inline [0] != '!')
{








/* get command string */
if (fgets (inline, CHRLEN, in) == NULL)
break;
strstrip (inline) ;
if (inline [0] == '!') break;
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inline [11] = NULL ; /* limit to 10 characters long */
strcpy (cptr->string, inline)
;
/* get command name */






/* get command exectution string */





/* allocate new CMD structure */





strcpy (cptr->name, "Quit" )
;
strcpy (cptr->command, "exit ( ) " ) ;
strcpy (last_command, cmd. string)
strcpy (last_all, cmd. string)
;
inline [0] = NULL;
for (i = 1 ; i < argc ; i++)
(
strcat (inline, argv [i] )
;
strcat (inline, " ");
)
flag = (inline [0] != NULL) ? 1 : 0;
while (1)
{
if (flag == 0)
<
printf("\n %s Options : \n\n" , comm)
;
for (cptr = frcmd ; cptr != NULL ; cptr = cptr->next)
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printf(" %10s :: %s\n", cptr->string, cptr->name);





/* see if should repeat last command */






/* strip off command from arguments */
for (i = ; inline[i] != NULL && inline [i] !=''&&
inline[i] != '\t' ; i++)
{
line[i] = inline [i];
inline [i] = ' '
;
}
line [i] = NULL;
strstrip (inline) ;
/* see if its an exclamation marker , if so, copy last command */
if (strcmp (line, " ! " ) == | | strcmp (line , " ! ! ") == 0)
strcpy (line, last command);
/* find the proper command */
for (cptr = &cmd ; cptr != NULL ; cptr = cptr->next)
if ( strcmp (cptr->string, line ) == 0) break;
/* continue if didn't find the command */
if (cptr == NULL)
{
flag = 0;
printf("\n *** Command Not Found\n");
continue;
}
/* quit if cptr->next is NULL */
if (cptr->next == NULL)
exit () ;
/* manufacture the system call */
strcpy (outline , cptr->command)
;





/* update last_conunand */
strcpy (last_command, cptr->string)
;
/* print message if flag = 1 */
if (flag == 1) printf ("\n Executing : %s\n\n" , outline)
/* execute the system call */
system (out line )
;
/* see if flag is set */










/* find first non space or tab */
for (i = ; s[i] == ' ' || s[i] == ' \t' ; i++)
;
/* copy string */
for (j = ; s[i] != NULL ; s[j++] = s[i++]);
s[ j] = NULL;
/* delete trailing spaces and tabs and Cr*/
for (j = strlen(s) - 1 ; s[j] == ' ' || s[j] == ' \t' ||





The executable code for the menu driver listed in the previous section is in the file












Screendump to Default Printer





In the development of SEPSIP, portability considerations played a major influence. A
number of SEPSIP's attributes and its structure are a direct result of the desire to be able to
easily transport the source code to other computer systems. There are however, several files
that may need to be edited for proper operation on other systems:
file_options.c
The function change_directory() may require modification on systems not using
the UNIX operating system. The routine presently makes one system call to pvvd
to list the present working directory. Furthermore, the system library function
chdir() may not be available on all systems. Eliminating the contents ofthis routine
will only affect the change directory option of the
sepsip.c
The beginning the file sepsip.c contains two define directives that are system
dependent. These statements and their present assignment are:
#defineDIR"ls-al"
#define CMD n /mit/13.411/sepsip/sepsip_util M
DIR is a string containing the system command for listing the current directory.











This is the latest configuration of SEPSIP as of 19 April 1989
Version 1.0 of 27 March 1989
check_name.c 1 March 1989
check_name (
)




































change directoryO *** this routine is system dependent ***
gauss_eliminate .c 14 February 1989
aauss_eliminate ()
integ.c 18 October 1988
integ (
)































































read_device .c 6 March 1989
read_device ()
read_element




















main() *** This routine is system dependent ***
load_file ()































/* Norbert H. Doerry
1 March 1989
*/
/* This routine checks all the element names and node names to ensure that
they are not multiply defined. It then checks the subnode names for each













int i, j , k;
/* check the element names */
for (i = ; i < nelm ; i++)
{
/* see if another element has the same name */
for (j = i + 1 ; j < nelm ; j++)
{
if (strcmp (ee [i] ->name, ee [ j ] ->name) == 0)
{





/* see if a node has the same name */
for ( j = ; j < nnode ; j++)
{
if (strcmp (ee [i] ->name, nn [ j ] ->name) == 0)
{
printf (" *** ERROR : %s defined as both ELEMENT and N0DE\n",










for (i = ; i < nnode ; i++)
{
/* see if node is multiply defined */
for (j=i+l;j< nnode ; j++)
{
if (strcmp (nn [i] ->name, nn
[ j ] ->name) == 0)
{





/* check the subnodes out */
for (j = ; j < nn [ i ] ->nbr_subnode ; j++)
{
for (k = j + 1 ; k < nn [i] ->nbr_subnode ; k++)
{
if (strcmp (nn [i] ->subnode
[ j ] ->name, nn [i ] ->subnode [k] ->name) == 0)
{
printf(" ERROR : SUBNODE %s : %S multiply defined\n",











/* commands. c */
/* 29 November 1988
Norbert H. Doerry









/* Device Summary :
This routine presents a list of all the available devices. If the
output stream is stdout, the user is prompted to hit the return









int i, page, lasti, flag;
char inline [MAXCHAR]
;
fprintf (out, "\n\n DEVICE SUMMARY \n");
for (i = lasti = flag = 0,page = ; i < ndev ; i++)
{
/* see if should start a new page */
if ( i % (LINES_PER_PAGE - 4) == && i != ndev - 1)
{
page++;
if (flag != && out == stdout)
{
printf("\n Enter <RETURN> to continue : ");




if (inline[0] == ' q' || inline [0] == 'Q') return;
if (inline[0] == 'b' || inline [0] == 'B')
{





if (i<0) i = 0;
page -= 2
;
if (page < 1) page = 1;
lasti -= LINES_PER_PAGE - 4;





flag =1; /* used to prevent starting of new page */




/* print out the element names */
fprintf (out,
"
%s\n", dev [i] ->name)
;
/* see if at end of listing */
if ( i == ndev - 1 && out == stdout)
{
printf("\n SUMMARY COMPLETE : Enter <RETURN> to continue : ");
gets (inline)
;
if (inline[0] == 'b' || inline[0] == 'B')
{
flag = 0;
i = lasti - LINES_PER_PAGE + 3;
if (i < 0) i = -1 ;
page -= 2;
if (page < 0) page = 0;
lasti -= LINES_PER_PAGE - 4
;
if (lasti < 0) lasti = 0;
}
















inline [0] = ' ' ;
strstrip (inline)
if (inline [0] == NULL)
{
/* prompt user for device name if not specified on command line */





if (inlin [0] == NULL) return;
)
else
strcpy ( inlin, inline)
;
for (i = ; i < ndev && strcmp (dev [i] ->name, inlin) != ; i++)
;
if (i == ndev)
{
printf("\n\n ***ERR0R : %s does not exist\n\n", inlin) ;
return;
}
print_device (dev [ i] , stdout)
;










int i, j, last j [20] ,page, lasti, flag;
char inline [MAXCHAR]
;
/* strip off first character of line and any following spaces or tabs */
strstrip (line)
;
line [0] = ' ' ;
strstrip ( line )
fprintf (out, "\n\n ELEMENT SUMMARY \n")
;
j = 0; /* pointer to first element */







for (i = ; i < nelm ; i++)
{




if (flag != && out == stdout)
{
printf("\n Enter <RETURN> to continue : ");




if (inline [0] == ' q' || inline [0] == 'Q') return;
if (inline[0] == 'b' || inline[0] == 'B')
{
page = (page <= 2 ) ? 1 : page -= 2;





last j [page - 1] = i;
}
}
flag = 1; /* prevents prompting for return for first page */




/* print out the element names */
if (line[0] == 'a' || e [nelm - 1 - i]->flag == 1)
{
fprintf (out , " %20s || *-30s", e [nelm - 1 - i]->name,
e[nelm - 1 - i] ->device->name )
;
if (e[nelm - 1 - i]->flag == 0)
fprintf (out, " *** Not Used ***\n");
else
fprintf (out , "\n" )
;
}
/* see if at end of listing */
if ( i == nelm - 1 && out == stdout)
{
printf("\n SUMMARY COMPLETE : Enter <RETURN> to continue : ");
gets (inline)
;







page = (page <= 2 ) ? : page -= 2;
i = last j [page] - 1;















/* pull off element name if it is there */
strstrip (inline)
;
inline [0] = ' '
;
strstrip (inline)
if (inline [0] == NULL)
{
/* prompt user for element name if not specified on command line */
printf("\n\n Enter ELEMENT NAME : ");
gets (inlin)
strstrip (inlin)





for (i = ; i < nelm && strcmp (e [ i ] ->name, inlin) != ; i++)
if (i == nelm)
{




















int i, j , k, 1
;
fprintf (out, "\n\n Element : %-20s <> Device : %-20s\n\n",
e->name , e->device->name )
;
fprintf (out , " Element Parameters : \n\n");
for (j = 0, i = ; j < e->device->nbr_param ; i++, j++)
{
fprintf (out, " %20s : %10.5g\n",
e->device->param_name
[ j ] , e->con .param [ j ] )
;
/* after (LINES_PER_PAGE - 4) lines, wait for user to hit return
before continuing */
if (i% (LINES_PER_PAGE - 4 ) == && i ! = && out == stdout)
{
printf(" Hit <Return> to continue : ");
gets ( inline )
strstrip ( inline)
;
if (inline[0] == 'q' || inline[0] == 'Q') return;
if (inline[0] == 'b' || inline[0] == 'B')
{
j -= 2 * (LINES_PER_PAGE - 4);




if (e->con . nbr_ext_out > 0)
{
fprintf (out, "\n External Output Variables : \n\n");
i++;
for (j = ; j < e->con.nbr ext_out ; j++,i++)
{
fprintf (out, " %20s : %12g\n", e->device->ext_out_name [ j ]
,
e->con . ext_out [ j ] )
;
/* if (e->con . switch_ext_out [ j ] == 0)
fprintf (out , "OFF\n" )
;
else





/* after (LINES_PER_PAGE - 4) lines, wait for user to hit return
before continuing */
if (i% (LINES_PER_PAGE - 4) == && i != && out == stdout)
{
printf (" Hit <Return> to continue : ");
gets ( inline )
;
strstrip ( inline )
;
if (inline [0] == 'q' || inline [0] == 'Q') return;
if (inline[0] == 'b' || inline[0] == 'B')
{
j -= 2 * (LINES_PER_PAGE -4);




if (e->con.nbr_ext_in > 0)
{
fprintf (out , "\n External Input Variables : \n\n");
fprintf (out, " Time :: Variable : Value\n");
i++;
/* print out initial values of all the External Input Variables */
for ( j = ; j < e->con.nbr ext in ; j++, i++)
{




e->con . init_ext_in [ j] ) ;
/* after (LINES_PER_PAGE - 4) lines, wait for user to hit return
before continuing */
if (i% (LINES_PER_PAGE - 4) == && i != && out == stdout)
{





if (inline [0] == 'q' || inline [0] == ' Q' ) return;
if (inline[0] == 'b' || inline[0] == 'B')
{
j -= 2 * (LINES_PER_PAGE - 4);





/* print out entries for this element in QUEUE array */
for (j = ; j < nq ; j++)
{
if (q[j]->elm != eptr)
continue; /* not this element */
fprintf (out, " %8.3f :: %-20s : %f\n", q[j]->time,
e->device->ext_in_name [q [ j] ->var] , q [ j ] ->value )
;
/* after (LINES_PER_PAGE - 4) lines, wait for user to hit return
before continuing */
i++;
if (i% (LINES_PER_PAGE -4) == && i != && out == stdout)
{





if (inline(0] == 'q' || inline[0] == 'Q') return;
if (inline[0] == 'b' || inline [0] == 'B')
{
j -= 2 * (LINES_PER_PAGE -4);




if (e->con.nbr inputs > 0)
(
fprintf (out , "\n Input Variable Initial and Present Values : \n\n");
i++;
for (j = ; j < e->con.nbr inputs ; j++, i++)
{
fprintf (out, " %20s : %12g : %12g\n", e->device->input_name [ j ]
,
e->con . init_in [ j] , e->con . in [ j ] ) ;
/* after (LINES_PER_PAGE - 4) lines, wait for user to hit return
before continuing */
if (i% (LINES_PER_PAGE - 4 ) == && i ! = && out == stdout)
{
printf(" Hit <Return> to continue : ");
gets ( inline)
;
strstrip ( inline )
;
if (inline[0] == ' q' II inline[0] == ' Q' ) return;
if (inline[0] == 'b' || inline[0] == 'B')
{










if (e->con . nbr_states > 0)
{
fprintf (out, "\n State Variable Initial and Present Values : \n\n");
i++;
for ( j = ; j < e->con.nbr_states ; j++, i++)
{
fprintf (out, " %20s : %12g : %12g\n", e->device->state_name ( j]
,
e->con . init_state
[ j ] , e->con . state [ j ] )
;
/* after (LINES_PER_PAGE - 4) lines, wait for user to hit return
before continuing */
if (i% (LINES_PER_PAGE - 4) == && i != && out == stdout)
{
printf(" Hit <Return> to continue : ");
gets (inline)
;
str strip ( inline )
;
if (inline [0] == ' q' II inline [0] == ' Q' ) return;
if (inline[0] == 'b' || inline[0] == 'B')
{
j -= 2 * (LINES_PER_PAGE - 4);




if (e->con . nbr_implicit > 0)
{
fprintf (out , "\n Implicit Variable Present Values : \n\n");
i++;
for ( j = ; j < e->con .nbr_implicit ; j++, i++)
{
fprintf (out, " %20s : %12g\n", e->device->implicit_name [ j ]
,
e->con . implicit [ j ] )
;
/* after (LINES PER PAGE - 4) lines, wait for user to hit return
before continuing */
if (i%. (LINES_PEP_PAGE - 4) == && i != && out == stdout)
{









if (inline[0] == 'q' || inline[0] == ' Q' ) return;
if (inline[0] == 'b' || inline[0] == 'B')
{
j -= 2 * (LINES_PER_PAGE -4);




if (e->con.nbr_inputs > && e->con .nbr_implicit > 0)
{
fprintf (out , "\n Jacobian Matrix Present Values : \n\n");
i++;
for (1=0; 1 * 5 < e->con .nbr_inputs ; 1++)
<
for (j = ; j < e->con .nbr_implicit ; j++ , i++)
{
for (k = 5 * 1 ; k < e->con . nbr_inputs && k < (1 + 1) * 5 ; k++)




j + e->con .nbr_implicit * k] )
;
printf ( "\n" )
;
/* after (LINES_PER_PAGE - 4) lines, wait for user to hit return
before continuing */
if (i% (LINES_PER_PAGE -4) == && i != && out == stdout)
{
printf (" Hit <Return> to continue : ");




if (inline[0] == ' q' || inline[0] == 'Q') return;
if (inline[0] == 'b' || inline[0] == 'B')
{
j -= 2 * (LINES_PER_PAGE - 4);




printf ( "\n" )
;
}
if (out == stdout)
{
printf ("\n\n ELEMENT DESCRIPTION COMPLETE :");






























/* see if the number of elements to print is zero */
if (nbr <= 0) return 0;
/* see if new page before the listing */
if (*k + 5 > LINES_PEP_PAGE && out == stdout)
{
*k = 0;




if (inline[0] == ' q' || inline[0] == 'Q')
return 1;
)
fprintf (out , " \n %s\n" , name )
;
for (i =
, (*k) += 2; i < nbr; i++ , (*k)++)
{





param [ i ))
;
else
fprintf (out , " %-7s : %s\n", typ [types [ i] ] , param[i])
if (*k + 2 == LINES_PER_PAGE && out == stdout)
{
*k = 0;





















fprintf (out , "\n Device %3d : %s\n" , d->type, d->name)
;
k = 2;
if (print_device_description (&k, " Input Variables",
d->input_name, d->nbr inputs, out , &i , ) == 1)
return;
if (print_device_description (&k, " State Variables",
d->state_name, d->nbr_states, out, &i, ) == 1)
return;
if (print_device_description ( &k , " Implicit Variables",
d->implicit_name , d->nbr_implicit , out , &i, 0) == 1)
return;
if (print device description ( &k , " External Input Variables",
d->ext_in_name , d->nbr_ext_in, out,
d->type_ext_in, 1 ) == 1)
return;
if (print_device_description (&k, " External Output Variables",
d->ext out name , d->nbr_ext_out , out
,
d->type_ext_out, 1 ) == 1)
return;
if (print_device_description (&k, " Parameters",





/* doerry. h */
/* Norbert H. Doerry
28 Sept 88
modified 9 Jan 89
modified 15 Feb 89
This include file is designed to test the configuration of interface
structures for my thesis.
The variables are divided into the following categories:
input variables variables that are connected to system nodes. These
variables are all implicitely defined.
state variables variables that represent the internal state of the
devices. This is not a 'state' in the strict sense
of the term. It is instead a variable whose value
must be 'remembered' to determine the next state
of the device. The 'old state' variables are the
value of the state variables during the last
time step.
implicit variables variables that are driven to zero in the Newton
Raphson method.
external inputs variables that the operator will be allowed to change
directly during the execution of the simulatiion.
These inputs can be of the following types :
Boolean ( True or False)
Switch ( On or Off)
Integer
Floating Point
external output variables that the operator can select to display during
the simulation or have saved to a file for plotting
parameters These are the specific parameters for a device
which may be different for different elements
There are also several other definitions that must be made
DEVICE : is a model of an electrical machine, device, or node,
(i.e. an Inducton Motor Model would be a device)
ELEMENT : is an actual circuit element of type DEVICE. Note that
there can be multiple ELEMENTS of type DEVICE.
(i.e. a 3 HP induction Motor would be an element and a










#define LINES PEP PAGE 25








int nbr states; /*
int nbr_imp licit; /*








double *ext out; /*
double *param; /*




int Jacob switch; /*
int *type_ext_in; /*




number of input variables
number of internal states
number of implicit equations
number of external input variables
number of external output variables
number of parameters
pointer to array of input variables
pointer to array of state variables
pointer to array of 'old' state variables
pointer to array of implicit variabales
pointer to array of external input variables
pointer to array of external output variables
pointer to array of parameters
pointer to array of initial values for states
pointer to array of initial values for ext_in
pointer to array of initial values for inputs
pointer to jacobian matrix of implicit variables
with respect to input variables
= 1 if jacobian calculated by function
= if jacobian not calculated by function
pointer to array of external input types
pointer to array of external output types






























/* serial number of element
/* pointer to name of element
/* connection pointers and counters
/'* pointer to device
/* if flag = 1, element is used in Network































/* type of device code
/* starting address of routine for this type
/* pointer to name of device
/* number of input variables (default)
/* number of internal states (default)
/* number of implicit equations
/* number of external input variables
/* number of external output variables
/* number of parameters
/* pointer to an array of strings holding the
names of the input variables
/* pointer to an array of strings holding the
names of the states
/* pointer to an array of strings holding the
names of the implicit equations
/* pointer to an array of strings holding the
names of the external input variables
/* pointer to an array of strings holding the
names of the external output variables
/* pointer to an array of strings holding the
names of the paramaters
/* pointer to array of external input types
























/* name of node */
/* number of subnodes */
/* array of pointers to subnodes */













/* type of subnode = for voltage law
= 1 for current law */
/* ref subnode flag =0 not ref : =1 is ref */
/* initial value of voltage if required */
/* name of subnode */
/* number of connections at subnode */
/* array of element names */
/* array of variable names */
/* pointer within element array of elements */
/* pointer within input array */











































/* present stream */
/* last stream */
/* filename of stream */
/* current line number in file */
/* pointer for which element in the array */
/* pointer for which external input variable */
/* new value */
/* time to take on new value */
/* pointer to last Queue structure */
/* time increment in seconds */
/* starting time of simulation */
/* maximum time of simulation */
/* present time of simulation */
/* maximum number of iterations in NR */
/* convergence limit for NR */
/* percent change of variable for jacobian */
/* minimum change of variable for jacobian */
/* time increment for printing variables */
/* number of variables tied to this variable */
/* array of element indexes */
/* array of input variable indexes */










/* index to element array */






/* index to element or node array */
/* index to variable or subnode array */





= 1 for external input
= 2 for Node Voltage */







/* dump_data . c */
/* Norbert H. Doerry
13 March 1989























j , k, 1
;
double * Jacob, *implicit, *var, *imp;
char *calloc();
PRINT_VAR *temp;
double implicit_error ( )
;
/* print out element data */
for (i = ; i < nelm ; i++)
{
/* print out header */
fprintf (out, " ELEMENT : %-20s <> SERIAL : %3d <> DEVICE : %-20s ",
ee [ i ] ->name , ee [i] ->serial, ee [i] ->device->name )
;
if (ee [ i] ->flag) fprintf (out , "\n" )
;
else fprintf (out, "<> *** UNUSED ***\n");
/* print out the parameters */
if (ee [i] ->con .nbr_jparam > 0)
{
fprintf (out, "\n PARAMETER Values\n");
for (j = ; j < ee [i] ->con .nbr_param ; j++)
{













/* print out input variables */
if (ee [ i] ->con . nbr inputs > 0)
{
fprintf (out, "\n INPUT Variable Initial and Present Values\n");
for ( j = ; j < ee [i] ->con .nbr_inputs ; j++)
(
fprintf (out, " %20s :: %15g :: %15g\n",
ee [ i] ->device->input_name
( j ]
ee [ i] ->con . init_in




/* print out the state variables */
if (ee [ i ] ->con . nbr states > 0)
{
fprintf (out, "\n STATE Variable Initial, Old and Present Values\n")
for (j = ; j < ee [i] ->con .nbr_states ; j++)
{
fprintf (out, " %20s :: %15g :: %15g :: %15g\n",
ee [ i ] ->device->state name ( j ]
,
ee [ i] ->con . init_state (j] , ee [i]->con .old_state [ j ]
,





/* print out the implicit variables */
if (ee [ i] ->con . nbr implicit > 0)
{
fprintf (out, "\n IMPLICIT Variable Present Values and Index\n");
for ( j = ; j < ee [i] ->con .nbr_implicit ; j++)
{
fprintf (out, " %20s :: %15g :: %3d\n",
ee [ i] ->device->implicit_name [ j ]
,
ee [i] ->con . implicit [j] , ee [i] ->con . imp_index [ j ] )
;
/* print out the external input variables */
if (ee [ i ] ->con . nbr ext_in > 0)
{




for (j = ; j < ee [i] ->con.nbr_ext_in ; j++)
{








/* print out the external output variables */
if (ee [ i] ->con . nbr_ext_out > 0)
fprintf (out, "\n EXTERNAL OUTPUT Present Values\n");
for (j = ; j < ee [i] ->con.nbr_ext_out ; j++)
{
fprintf (out, " %20s :: %15g\n",
ee [ i ] ->device->ext_out_name [ j ]
,
ee [ i] ->con . ext out[j]);
}
}
/* print out the jacobian */
fprintf (out, "\n\n JACOBIAN SWITCH IS " )
;
if (ee [i] ->con. jacob_switch == 0) fprintf (out , "OFF\n" )
;
else fprintf (out, "ON\n" )
;
fprintf (out , "\n\n Jacobain Matrix\n\n" )
;
for (j=0; j*5< ee [i] ->con .nbr_inputs ; j++)
{
for (k = ; k < ee [ i ] ->con . nbr_implicit ; k++)
{
for (l = j*5 ; 1< ee [ i ] -> con . nbr_inputs &&
1 < ( j + 1) *5 ; 1 + + )
fprintf (out , " %15g",
ee [i] ->con. jacob_in [k + ee [ i] ->con . nbr_implicit * 1])
fprintf (out , "\n" )
;
}
fprintf (out , "\n" )
;
}
/* print a form feed */
fprintf (out , "\f " )
;
/* print out network information */





fprintf (out, "\n NODE :: %s\n\n"
, nn [ i] ->name )
;
for (j = ; j < nn[i]->nbr_subnode ; j++)
{
fprintf (out, " ")
;




fprintf (out, " REFERENCE");




fprintf (out, " VOLTAGE SUBNODE : ");
else
fprintf (out, " CURRENT SUBNODE : ");




if (nn [ i] ->subnode
[ j ] ->type == 0)





/* print out the attached variables */
for (k = ; k < nn [i] ->subnode
[ j
]
->nbr connect ; k++)
{
fprintf (out, " %20s:%-20s = %15g\n",
nn [ i ] ->subnode [ j ] ->element [ k]
,





ee [nn [ i ] ->subnode [ j ] ->elm_ptr [k] ] ->
con . in [nn [i] ->subnode
[ j
]
->var_ptr [k] ] )
;
}
fprintf (out, "\n") ;
}
/* print out form feed */
fprintf (out, "\f ") ;
}
/* print out the queue */
fprintf (out, " QUEUE\n\n" )
;
for (i = ; i < nq ; i++)
{
fprintf (out, " %20s:%-20s = %15g at time %15g\n",
ee
[ qq [ i ] ->elm] ->name
,
ee [qq [ i] ->elm] ->device->input_name [ qq [i] ->var ] ,
qq [ i] ->value,






/* print out form feed */
fprintf (out, "\f ")
;
fprintf (out, " IMPLICIT VECTOR\n\n" )
;
fprintf (out, " Implicit Error = %-15g\n\n" , implicit_error (ee, nelm)
)
for (i = ; i < nitab ; i++)
{
fprintf (out, " %2d %20s:%-20s = %15g\n",i,
ee[itab[i]->e] ->name,
ee [itab [i] ->e] ->device->implicit_name [itab [ i] ->i]
,
ee[itab[i]->e]->con. implicit [ itab [i] ->i ] )
;
}
/* print out form feed */'
fprintf (out, "\f ")
fprintf (out, " INPUT VARIABLE VECTOR\n\n" )
;
for (i = ; i < nxtab ; i++)
{
fprintf (out , " Variable %d\n",i);
for (j = ; j < xtab [i] ->nbr ; j++)
fprintf (out, " %20s:%-20s = *14g x %3d\n",
ee [ xtab [ i ] ->e [ j ] ] ->name
,
ee [xtab [i ] ->e [ j ] ] ->device->input_name [xtab [ i] ->v [ j]
ee [xtab [i] ->e
[ j] ] ->con. in [xtab[i] ->v [ j ] ] ,
xtab [i] ->mult [ j ] ) ;
}
/* assemble and print out the jacobian matrix */
fprintf (out, "\f ") ;




implicit = (double *) callocfnxtab
,
sizeof (double)
imp = (double *) callocfnxtab
,
sizeof (double)
var = (double *) callocfnxtab
,
sizeof (double)
/* make the jacobian matrix */
make_Jacob ( Jacob, xtab, nxtab, itab, nitab, ee, nelm, nn , nnode , simulate)
/* print out the jacobian matrix */





for (i = ; i * 5 < nxtab ; i++)
{
fprintf (out , " %3s "," ");
for (k = 5 * i ; k < nxtab && k < 5 * (i+1) ; k++)
{




for (j = ; j < nitab ; j++)
{
fprintf (out, " %3d ",j);
for (k = 5 * i ; k < nxtab && k < 5 * (i+1) ; k++)
{
fprintf (out, " %14g"
,
Jacob






fprintf (out, "\n\n" )
;
}
fprintf (out, "\f ") ;
/* print out Newton Raphson Correction */
/* make the implicit variable vector */
make_implicit (ee, nelm, itab, nitab, implicit)
;
make_implicit (ee, nelm, itab, nitab, imp)
;
/* solve the system of equations */
i = gauss eliminate (nxtab, Jacob, implicit, var)
;
/* note that the contents of Jacob and implicit were
destroyed by gauss eliminate */
fprintf (out, "\n IMPLICIT VECTOR and CORRECTION VECTOR\n\n")
if (i != 0)
fprintf (out, " *** SINGULAR SYSTEM MATRIX ***\n\n");
fprintf (out , "\n n Implicit Correction\n" )
;
for (i = ; i < nitab ; i++)
fprintf (out, " %3d %15g %15g\n" , i, imp [ i] , var [i ] )
fprintf (out, "\f ")
;















DT = %g\n", simulate. dt)
;
TMIN = %g\n", simulate. tmin)
;
TMAX = %g\n", simulate .tmax)
TIME = %g\n", simulate. time)
MAX_ITER = %d\n", simulate .max_iteration)
CONVERGE = %g\n", simulate .converge)
;
DELTA = %g\n", simulate. delta)
;
DELTA_MIN = %g\n" , simulate . delta_min)
;
PRINT_DT = %g\n\n\n", simulate. print_dt)
;
fprintf (out, " DISPLAYED VARIABLES\n\n" )
;
for (temp = pv->next ; temp != NULL ; temp = temp->next)
{
if (temp->typ == 0) /* external output */
fprintf (out, " %20s : %-20s\n"
,
ee [temp->e] ->name,
ee [temp->e] ->device->ext_out_name [temp->v] )
else if (temp->typ == 1) /* external input */
fprintf (out, " %20s : %-20s\n"
ee [ temp->e ] ->name
,
ee [temp->e] ->device->ext_in_name [temp->v] )
;
else /* subnode voltage */
fprintf (out, " %20s : %-20s\n"
nn [ temp->e] ->name






/* Norbert H. Doerry
15 March 1989
This routine prints out all the device characteristics of all the
devices to the filename specified to it. If the filename is not













inline [0] = ' ' ;
strstrip ( inline )
;
/* open stream */
out = (inline [0] == NULL) ? stdout : fopen ( inline , "w" )
;
if (out == NULL) out = stdout;
/* print out devices */
for (i = ; i < ndev ; i++)
{
print_device (dev [ i] , out)
;
if (i < ndev - 1 && out != stdout)
fprintf (out, "\f ")
;
else if (out == stdout)
<





/* close file */





/* edit_simulate .c */
/* Norbert H. Doerry
27 March 1989
This routine allows the user to edit the simulation parameters
















char ch, inline [MAXCHAR] , cmd;
int ncnt , flag;
/* strip off the edit simulate command */
strcpy ( inline, line) ;
strstrip ( inline )
;
inline [0] = ' ' ;
strstrip (inline)
cmd = inline [0];

















\n Edit SIMULATE Section\n")





Edit Reference Voltage Subnodes\n")
Edit Time Parameters\n" )
;









cmd = inline [0];
if (cmd == 'q') return;
if (cmd != 't' && cmd h
continue;
' j
' & & cmd ! = ' r ' & & cmd ! = ' d ' )
}
if (cmd == ' d'
)
edit_di splay (inline, ee, nelm, nn, nnode, pv)
;




else if (cmd == ' r'
edit_ref (inline, ee, nelm, nn, nnode, simulate) ;
else if (cmd == 't'
edit time ( simulate)
;








/* enter time increment */
printf(" Enter TIME_STEP (default %12.5g)
gets (inline)
;
ch = Stoda (inline, &val, Sncnt, 1)
;
if (ch == ' q' ) return;






ch = Stoda (inline
,
&val, &ncnt, 1 ) ;
if (ch == ' q' ) return;
if (ch == 'b' ) goto a;
if (ncnt == 1) simulate->tmin = val;
(default %12.5g) 1 , simulate->tmin)
printf(" Enter TMAX
gets (inline )
ch = Stoda ( inline , &val, Sncnt, 1 )
;
if (ch == ' q' ) return;
if (ch == 'b') goto b;
if (ncnt == 1) simulate->tmax = val;






printf(" Enter PRINT_STEP (default %12.5g) : " , simulate->print_dt) ;
gets (inline)
;
ch = Stoda (inline, Sval, Sncnt, 1)
;
if (ch == ' q' ) return;
if (ch == 'b' ) goto c;











printf(" Enter CONVERGE (default %12.5g) : " , simulate->converge)
;
gets (inline)
ch = Stoda (inline, Sval, Sncnt , 1) ;
if (ch == ' q' ) return;
if (ncnt == 1 SS val > 0) simulate->converge = val;
f
printf(" Enter MAX_ITERATION (default %12d) : " , simulate->max_iteration)
gets ( inline)
ch = Stoda ( inline , Sval, Sncnt , 1 ) ;
if (ch == ' q' ) return;
if (ch == ' b' ) goto e;
if (ncnt == 1 SS val > 0) simulate->ma>:_iteration = (int) val;
printf(" Enter DELTA (default %12.5g) : " , simulate->delta)
;
gets (inline) ;
ch = Stoda ( inline , &val , Sncnt , 1 ) ;
if (ch == ' q' ) return;
if (ch == 'b' ) goto f;
if (ncnt == 1 SS val > 0) simulate->delta = val;
h:
printf(" Enter DELTA_MIN (default %12.5g) : " , simulate->delta_min)
;
gets ( inline )
;
ch = Stoda (inline , Sval, Sncnt, 1)
;
if (ch == ' q' ) return;
if (ch == 'b' ) goto g;
if (ncnt == 1 SS val > 0) simulate->delta_min = val;
}















j , typ, f lag, e, v;
PRINT_VAR *temp;
char line [MAXCHAR] , cmd, en [MAXCHAR] , vn [MAXCHAR] ;
/* strip inline of first character */
strcpy (line , inline)
;
line[0] = ' ' ;
strstrip (line)
;
cmd = line [0]
;
/* see if cmd is a valid command */







if (flag == 0)
{
printf ( "\n DISPLAY VARIABLES\n")
for (temp = pv->ne>:t ; temp != NULL ; temp = temp->next
)
{
if (temp->typ == 0)
printf (" %20s : %-20s\n" , ee [ temp->e] ->name
,
ee [temp->e] ->device->ext_out_name [temp->v]
else if (temp->typ == 1)
printf (" %20s : %-20s\n" , ee [temp->e] ->name
ee [temp->e ] ->device->ext_in_name [ temp->v] )
;
else if (temp->typ == 2)
printf(" %20s : %-20s\n" , nn [temp->e] ->name,
nn [temp->e] ->subnode [temp->v] ->name)
;
if (cmd == ' q' ) return ;
printf ("\n Edit DISPLAY VARIABLES COMMANDS\n")
printf (" a Add Display Var iable\n" )
;
printf (" d Delete Display Variable\n" )
;
printf (" q Quit Edit Display Var iables\n" ) ;





cmd = line [ ]
;
if (cmd == 'q') return 0;






/* strip off command */
line[0] = ' '
;
strstrip ( line )
;
/* strip off element/node and variable/subnode */
split_elm (line, en, vn)
;
/* see if the element/node are there */
if (en[0] == NULL || vn [ ] == NULL)
{
printf("\n Enter Display Variable (Element : Variable) : ");
gets (line )
split elm (line , en, vn)
;
}
/* If the entry is hosed, show the menu */





/* find the element */
for (i = ; i < nelm && strcmp (ee [ i] ->name , en) != ; i++) ;
if (i == nelm)
{
for ( i = ; i < nnode && strcmp (nn [ i ] ->name, en) != ; i++)
if (i == nnode)
{





for (j = ; j < nn [i ] ->nbr_subnode &&
strcmp (nn [ i] ->subnode [ j] ->name, vn) != ; j + + ) ;
if ( j == nn [ i] ->nbr_subnode)
{








if (nn [i] ->subnode
[
j]
->type == 1) /* current subnode */
{






else /* its an element : variable entry */
{
/* see if its an external output variable */
for ( j = ; j < ee [i] ->con . nbr ext out &&
strcmp (ee [i] ->device->ext_out_name
[ j] , vn) != ; j++) ;
if (j == ee [i] ->con .nbr ext out) /* wasn't an external output */
{
for ( j = ; j < ee [i] ->con .nbr_ext_in &&
strcmp (ee [ i) ->device->ext_in_name
[ j] , vn) != ; j++)
;
if ( j == ee [ i] ->con . nbr ext in) /* wasn't an external input */
i








/* now lets get to work */




j , typ, pv)
;
else






j , typ, pv)






















add_pv(i, j, typ, pv)





/* ensure that the variable isn't already there, if so, delete it */
delete_pv (i
,
j , typ, pv)
;
last = pv;
for (temp = last->next ; temp != NULL ; temp = last->next )
last = temp;


















j , f lag, ncnt
;
char line [MAXCHAR] , cmd, n_name [MAXCHAR] , s_name [MAXCHAR] , var [MAXCHAR]
double val;









entered any arguments on the command line */
if (inline [0] == NULL)
{
printf("\n\n Reference Voltage Subnodes\n\n" )
;
for (i = ; i < nnode ; i++)
{
for (j = ; j < nn [i] ->nbr_subnode ; j++)
<








->type == 1) continue;


















/* if still don't have anything, give up and return */
if (inline [0] == NULL) return;
/* decompose the string */
split_ref (inline, n_name , s_name, var)
;
/* find the node */
for (i = ; i < nnode && strcmp(n name , nn [ i] ->name ) != ; i++)
;
if (i == nnode)
{




/* find the subnode */
for (j = ; j < nn [i] ->nbr_subnode &&
strcmp (s_name, nn [i] ->subnode [ j] ->name) != ; j++)
;
if (j == nn [i ] ->nbr_subnode
)
<
printf("\n *** ERROR : Subnode %s:%s Does not exist\n" , n_name , s_name]
return;
}
/* see if a new value was provided */





if (ncnt == 0)
{
printf ("\n Enter New Reference Voltage (default %g) : ",
nn [i] ->subnode





Stoda (var, &val, &ncnt, 1)
;
if (ncnt == 0) return; /* give up if default desired */
/* set the initial voltage */
nn [i] ->subnode [ j] ->init_volt = val;
}
split elm (in, en, vn)






/* strip off element/node and variable/subnode */
for (i = ; in[i] != NULL && in[i] != ':' ; i++)




if (in[i] != NULL) i++; /* look past the colon */
for (j = ; in[i] != NULL ; i++ , j++)




/* ignore everything after the first space of vn */
for (j = ; vn[j] != NULL && vn[j] !=''&& vn[j] != ' \t' ; j++)
vn[ j] = NULL;
)
split_ref (in, nn, sn, var)




/* strip off subnode*/










/* strip off the subnode */
if (in[i] != NULL) i++; /* look past the colon */
for (j = C ; in[i] != NULL && in[i] != ' ' && in[i] != '\t' ; i++ , j++)
sn[ j] = in[i]
sn[j] = NULL;
strstrip (sn)
/* strip off the value */








/* elm_Jacob. c */
/* Norbert H. Doerry
6 March 1989
*/
/* This routine calculates the jacobian matrix for an element by varying










int i, j , k;
double low_in , normal_in ;
double *in, *state, *implicit, *ext_out, *temp_implicit , *temp;
char *calloc();
/* ensure delta min is large enough to prevent divide by zero errors */
if (simulate . delta min < le-20) simulate . delta_min = le-20;




state = e->con . state
;
implicit = e->con . implicit
;
ext out = e->con . ext_out
;
e->con. state = (double *) calloc ( (unsigned) e->con . nbr_states ,
sizeof (double) )
;
e->con. implicit = (double *) calloc ( (unsigned) e->con . nbr_implicit
,
sizeof (double) )
e->con.ext out = (double *) calloc ( (unsigned) e->con . nbr_ext_out ,
sizeof (double) )
for (i = ; i < e->con . nbr_inputs ; i++)
{
normal_in = e->con . in [ i ]
;
/* change the input variable to something somewhat smaller */
e->con.in[i] = ( fabs (normal_in * simulate . delta) > simulate . delta_min) ?
normal in * (1.0 - simulate . delta) : normal_in - simulate . delta_min;
low_in = e->con . in [ i ]
;




(e->device->f ) (e, simulate. dt)
;
/* exchange temp_implict with e->con . implicit */
temp = e->con . implicit;
e->con . implicit = temp_implicit
;
temp implicit = temp;
/* change the input variable to something somewhat larger */
e->con.in[i] = ( fabs (normal_in * simulate . delta) > simulate . delta_min) ?
normal_in * (1.0 + simulate .delta) : normal_in + simulate .delta_min;
/* calculate the new implicit variables */
(e->device->f ) (e, simulate .dt)
/* calculate the slopes */
for (j = ; j < e->con .nbr_implicit ; j++)
{
e->con. Jacob in [ j + e->con.nbr implicit * i] =
(e->con . implicit
[ j ] - temp_implicit [ j ]
)
/ (e->con . in [ i] - low_in)
;
}
e->con.in[i] = normal in;
free (e->con. state) ;
free (e->con . implicit ) ;
f ree (e->con . ext out);
free (temp_implicit)
;
e->con. state = state;
e->con . implicit = implicit,





/* file_options .c */
/* Norbert H. Doerry
13 March 1989
This file contains the routines for saving and loading the SIMULATION
section and the INITIALIZATION section.
*** Modified 19 April 1989 ***





static char sim_f ilename [MAXCHAR] , init_f ilename [MAXCHAR]
;
f ile_options (inline , ee, nelm, nn, nnode, q, nq, simulate, pv,
















int i, j , k, f lag, rw;
char line [MAXCHAR] , filename [MAXCHAR] , string [21] , cmd;
FILE *io;
/* initialize flag to no errors */
flag = 0;
/* copy the input line */
strcpy ( line , inline)
;
/* strip off the first character */
line[0] = ' '
;
strstrip ( line )
;




cmd = line [0] ;
/* get the filename if its there */
if (cmd != 'NULL'
)
{
line[0] = ' ' ;
strstrip (line)
;
strcpy ( filename , line)
;
)
/* if the command isn't a proper one, display the menu */






printf(" c Change Working Directory\n")
;
if (errflag == 0)
{
printf(" d Dump Simulation State\n");
printf(" i Save INITIALIZATION Section\n")
printf(" I Load INITIALIZATION SectionXn")
)
printf(" q Quit\n");
if (errflag == 0)
{
printf(" s Save SIMULATION SectionXn");
printf(" S Load SIMULATION SectionXn");
)





cmd = line [ ]
;
/* get the filename if its there */
if (cmd != 'NULL'
)
{



















else if (cmd == ' d' && errflag == 0)
{
if (filename [0] != NULL)
i = get_filename (filename, &io, 1 , "DUMP", 1) ;
else
i = get_f ilename (filename, &io, 1, "DUMP", 0) ;
if (i != 0) return flag;
dump_data (io, ee , nelm, nn, nnode, *q, *nq, * simulate,
pv, xtab, nxtab, itab, nitab)
;
if (io != stdout) fclose(io);
)
else if (errflag == && (cmd == ' s ' | | cmd == ' S ' |
|




if (cmd == 's' || cmd == 'i') rw = 1; /* write to file */
else rw = 0; /* read from file */
if (cmd == 's' || cmd == 'S') strcpy ( string, "SIMULATION" )
;
else strcpy (string, "INITIALIZATION")
;
/* try to load file immediately if filename is non zero length */
if (filenamejO] != NULL)
{
i = get filename (filename, Sio, rw, string, 1) ;
)
/* otherwise, prompt user for filename, and provide default name */
else
{
if (cmd == 's' || cmd == 'S')
strcpy (filename, sim_f ilename)
else
strcpy ( filename , init_filename ) ;
i = get_f ilename (filename, &io, rw, string, 0)
;
/* see if the opening of the file was aborted */
if (i != 0)
return flag;










/* process the files */
if (cmd == ' s'
)
return write_sim (io, sim_f ilename, ee, nelm, nn,




else if (cmd == ' S'
)







else if (cmd == ' i'
return write_init (io, ee, nelm, nn, nnode)
;
else if (cmd == ' I'
return load_init (io, filename, ee, nelm, nn, nnode)
;
)
else flag = 1;
if (flag == 0) return;
)
}

















fprintf (out, " ! %s\n ! \n" , filename) ;
fprintf (out, "SIMULATIONS ! \nDISPLAY\n" ) ;
for (temp = pv->next ; temp != NULL ; temp = temp->next)
{
if (temp->typ == 0)
{
fprintf (out, " S--20s : %s\n" , ee [temp->e ] ->name ,
ee [temp->e] ->device->ext_out_name [temp->v]
}
else if (temp->typ == 1)
{
fprintf (out, " %-20s : %s\n" , ee [temp->e ] ->name,







else if (temp->typ == 2]
{
fprintf (out, " %-20s : %s\n" , nn [temp->e] ->name,
nn [temp->e] ->subnode [temp->v] ->name )
;
}











TIME_STEP %g\n", simulate. dt )
;
TMIN %g\n", simulate. tmin)
;
TMAX %g\n", simulate. tmax)
PRINT_STEP %g\n", simulate. print_dt)
;
DELTA %g\n" , simulate. delta)
;
DELTA_MIN %g\n" , simulate . delta_min)
;
CONVERGE %g\n", simulate .converge)




for ( i = ; i < nnode ; i++)
for ( j = ; j < nn [i] ->nbr_subnode ; j++)
{
if (nn [ i] ->subnode [ j ] ->ref_flag == 0)
continue;
if (nn [ i] ->subnode
[
j] ->type == 0)
fprintf (out, " V : %20s : %-20s %g\n" , nn [ i] ->name
,
nn [ i] ->subnode [ j] ->name , nn [ i] ->subnode [ j ] ->init_volt)
;
else
fprintf (out , " I : %20s : %-20s\n" , nn [i ] ->name
,






fprintf (out, " END\n!\n");
fprintf (out, "EXTERNAL INPUTS\n")
;
for (i = ; i < nbrq ; i++)
(
fprintf (out, " %20s : %20s *10g %10g\n", ee [q [i ] ->elm] ->name,
ee [q [ i] ->elm] ->device->ext_in_name [q[i] ->var] , q[i]->value,
q [ i ] ->time )
;
}
fprintf (out, " END\n!\n");


























int errflag, i, j;




/* initialize stream pointer structure */
strm = &stm;





stm. last = NULL;
/* initialize ppv */
ppv. next = NULL;
/* load the simulation */
errflag = 0;
load_simulation (&strm, ee, nelm, nn, nnode, &qq, &nq, &ss, &ppv, Serrf lag)
if (errflag != 0)
{
printf(" *** Load SIMULATION Section ABORTED ***\n");
return 0; /* don't load anything if there was an error */
}
/* free the old queue and print var structures */








for (i = ; i < *nbrq ; i++)

















simulate->max_iteration = ss.max iteration;
simulate->converge = ss. converge;
simulate->delta = ss. delta;
simulate->delta_min = ss. delta min;
simulate->print_dt = ss. print dt
;
return 0;








, j , k, ee, v;
fprintf (out, " INITIALIZE\n ! \n" )
;
for (i = ; i < nelm ; i++)
(
/* print out present values of input variables */
for (j = ; j < e [ i] ->con.nbr_inputs ; j++)
{
fprintf (out, " %20s : %20s %12 . 5g\n" , e [ i] ->name,
e [i] ->device->input_name [ j] , e [ i ] ->con . in [ j ] )
;
)
/* print out present values of state variables */
for (j = ; j < e [ i] ->con .nbr_states ; j++)
{
fprintf (out, " %20s : %20s * 12 . 5g\n" , e [ i ] ->name
,








fprintf (out, " END\n!\n");
fprintf (out, "NODE VOLTAGE INITIALIZATION^");
for (i = ; i < nnode ; i++)
{
/* print out present values of nodes */
for ( j = ; j < nn [ i] ->nbr_subnode ; j++)
{
/* only write out those that are voltage subnodes */





/* find pointers in element array */










fprintf (out, " %20s : %20s %12.5g\n", nn [ i ] ->name ,
nn [ i] ->subnode




fprintf (out, " END\n!\n");
fprintf (out, "EXTERNAL INPUTS INITIALI ZATION\n ! \n" )
;
for (i = ; i < nelm ; i++)
{
/* print out initial values of external inputs */
for ( j = ; j < e [ i] ->con . nbr ext_in ; j++)
{
r
fprintf (out, " %20s : %20s %12 . 5g\n" , e [ i] ->name
,




fprintf (out, " END\n!\n");
if (out != stdout) fclose(out);
return 0;
}




















/* initialize the stream pointer */
strm = &stm;
stm. in = in;




stm. last = NULL;
/* allocate Node and Element Arrays */
tn = (NODE **) calloc ( (unsigned) nnode , sizeof(NODE *));
te = (ELEMENT **) calloc ( (unsigned) nelm , sizeof (ELEMENT *));
for (i = ; i < nnode ; i++)
tn[i] = (NODE *) calloc ( (unsigned) 1 , sizeof (NODE ));
for (i = ; i < nelm ; i++)
te[i] = (ELEMENT *) calloc ( (unsigned) 1 , sizeof (ELEMENT) )
;
/* fill up the arrays */
for ( i = ; i < nelm ; i++)
{
te [ i] ->con .nbr_inputs = e [ i ] ->con .nbr_inputs;
te [ i] ->con . nbr states = e [i]->con.nbr_states;
te [ i] ->con . nbr_ext_in = e [i] ->con .nbr_ext_in;
te [ i] ->device = e [ i ] ->device;
te[i]->name = e[i]->name;
te[i]->flag = e[i]->flag;
te [ i] ->serial = e [i ] ->serial;
if (te [ i] ->con . nbr inputs)
te [ i ] ->con . init in =
(double *) calloc ( (unsigned) te [i] ->con. nbr_inputs , sizeof (double )
)
if (te [ i] ->con. nbr_states)
te [ i] ->con . init state =
(double *) calloc ( (unsigned) te [i] ->con.nbr_states , sizeof (double )
if (te [ i] ->con .nbr ext in)
te [ i] ->con . init_ext_in =






for (i = ; i < nnode ; i++)
{
tn(i]->name = nn [ i] ->name
;
tn [ i] ->nbr_subnode = nn[i]->nbr subnode;
tn [i] ->subnode = (SUBNODE **) calloc ( (unsigned) tn [ i ] ->nbr_subnode,
sizeof (SUBNODE *))
;
for ( j = ; j < tn (i ] ->nbr_subnode ; j++)
{
tn[i] ->subnode





j] ->type = nn [ i] ->subnode
[
j] ->type;
tn [ i] ->subnode
[
j]
->init volt = 0.0;





i = load initial ( &strm, te , nelm, tn, nnode ,"!", Serrf lag, 1 ) ;
/* see if the load had an error */
if (i != | | errflag != 0)
{
printf(" *** Load INITIALIZATION Section ABORTED ***\n");
return 0;
}
/* save the results */
for (i = ; i < nelm ; i++)
{
if (e [ i ] ->con . nbr_input s > 0)
{
free (e [ i] ->con . init_in)
;
e [i] ->con . init_in = te [ i] ->con . init_in;
)
if (e [i] ->con .nbr_states > 0)
{
free (e [i] ->con. init_state)
;
e [i] ->con . init_state = te [ i ] ->con . init_state
;
)
if (e [i ] ->con .nbr e>:t_in > 0)
{
free (e [ i] ->con . init_ext_in)
;
e [i] ->con .init_ext_in = te [ i] ->con . init_ext_in;
}



















->init_volt = tn [ i ] ->subnode [ j ] ->init_volt
;
free (tn [i] ->subnode
[ j ] )
;
}









strstrip ( filename )
;
if (filename [0] == NULL)
{
printf(" Present Working Directory : ");
f flush(stdout)
/* The following line is system dependent */
system ( "pwd" )
;




if (filename [0] == NULL) return;
)
if (chdir (filename) ! = 0)







/* gauss_eliminate . c */
/* Norbert H. Doerry
14 February 1989
This routine solves a general system of linear equations using
Gaussian Elimination with partial pivoting. The function returns
a value of if all went well, and a value of 1 if the matrix
is singular
14 Feb modifications:






gauss eliminate (n, a , c , x)
int n; /* The dimension of the system */
double *a; /* input matrix that is dimensioned n by n */
double *c; /* The right hand vector dimensioned n */




int i, j , k, pvt
;
/* print out the matrix if DEBUG is set */
for (k = ; k < n && DEBUG ; printf (" : %10 . 4f \n" , c [ k++] ) )
for (j = 0; j < n ; j++)
printf (" %3.0f",a[j*n + k] )
;
if (DEBUG) printf ("\n")
;
/* the input arrays are not preserved */
/* print out the matrix if DEBUG is set */
for (k = ; k < n && DEBUG ; printf (" : k 10 . 4f \n" , cc [ k++ ] )
)
for (j = 0; j < n ; j++)
printf (" %3 .Of", aa[ j*n + k] ) ;
if (DEBUG) printf ("\n") ;
/* triangularize matrix */





/* find pivot */
pvt = i
;
pivot = aa[i + i*n]*aa[i + i*n]
;
for (j = i+1 ; j < n ; j++)
{





j + i*n]*aa[j +i*n]
)
if (pivot < aa









pivot = aa[pvt + i*n] ;
/* see if singular matrix */
if (pivot == 0)
return 1;
/* switch rows if necessary */
if (i != pvt)
{
for (j = i ; j < n ; j++)
<
temp = aa[i + j*n];
aa [ i + j*n] = aa[pvt + j*n] / pivot; /* make pivot 1 */
aa[pvt + j*n] = temp;
)
temp = cc [ i]
;
oc[i] = cc[pvt] / pivot;
ccfpvt] = temp;
)
else /* make pivot equal to one */
{
cc[i] /= pivot;
for (j=i; j<n; j++)
aa[i + j*n] /= pivot;
)
/* get zeros under pivot */
for (j = i+1 ; j < n ; j++)
{
if ((temp = aa[j + i*n] ) == 0) continue;
for (k = i ; k < n ; k++)
aa[j + k*n] -= temp * aa[i + k*n]
;
cc[j] -= temp * cc [ i ] ;




for (k = ; k < n && DEBUG ; printf(" : %10 . 4f \n", cc [k++ ] )
)
for (j = 0; j < n ; j++)
printf(" %3.0f",aa[ j*n + k] ) ;
if (DEBUG) printf ("\n")
;
}
/* aa [ ] should be triangularized */
/* print out the matrix if DEBUG is set */
for (i = ; i < n && DEBUG ; printf (" : %10 . 4f \n", cc ( i++] )
)
for (j = 0; j < n ; j++)
printf (" %3.0f " , aa [ j*n + i] )
;
if (DEBUG) printf ("\n")
;
/* back subsitute */
for (i = n-1 ; i >= ; i—
)
{
x[i] = cc [i] ;
for (j = i+1 ; j < n ; j++)
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integ . c
/* integ. c */
/* Norbert H. Doerry
18 October 1988
This routine uses trapezoidal integration to integrate a variable
of the form
dx/dt = f (x(t) ,y (t) , t)
x(t) - x(t - dt) = [dt/2]* [f (x(t) ,y(t) ,t) + f (x (t-dt )
,
y (t-dt ) , t-dt )
]
This routine returns G (x) which is :
G(x) = x(t) - x(t-dt) - [dt/2] * [f (x(t) ,y (t) ,t) + f (x (t-dt)
,
y (t-dt ), t-dt )
]
This variable should be driven to zero with Newton Raphson in order
to determine the proper new variable
*/
doub Le integ (x, xold, f x, fxold, dt
)
double x; /* x(t) */
double xold; /* x (t - dt ) */
doubLe fx; /* f (x (t )
,
y (t) , t ) */
doubLe fxold; /* f(x(t - dt)
,











/* ioliba. c */
/* Norbert H. Doerry
Last update : 25 March 1988
This library contains a set of routines to augment the 10 functions



















define MAX EXP 38
fixed stofa */
added suctolc, slctouc, parse */
added strsplit, strstrip, Stofa, revised getflta */
fixed getflta */
modified stofa, added stoda, Stoda */
added strextract */
/* maximum sized exponent for system */
/* stofa */
/* converts a string to an array of floating point numbers
/* passes back the array and the number of numbers successfully
/* converted. The returned value is a zero if read successfullly
/* to end of line, otherwise, returns the character that reading
/* failed at. The third argument passed to the function is the
/* maximum number of elements in the array
/'
/'
rev a: 10 July 88: fixed bug that caused extra number to be converted
rev e: 11 Nov 88: Added exponential notation
stofa (string, fltaptr, nbrptr)
char string [ ]
;












* nbrptr = 0;
/* strip off leading blanks and tabs */
while ( (ch=string [index++] ) == ' ' | I ch == '\t');
/* convert the numbers */





| I ch == ' , ' | | ch == ' ; ' | | ch == ' : ' | | ch == ' e' | | ch == ' E' )
sign = 1; /* default is positive */
power = 10.0;
exponent =
exp sign = 1
if ( ch == '-' || ch == '+' )
{
sign = (ch =='-') ? -1 : 1;
ch = string [index++]
;
}
f ltaptr [*nbrptr] = 0; /* initialize value */
while (ch >= '0' && ch <= '9')
{
}
fltaptr [*nbrptr] *= 10.0;
fltaptr [*nbrptr] += (float) (ch - ' 0' ) ;
ch = string [index++]
if (ch == ' .' ) /* check for decimal point */
while ( (ch = string [index++] ) >= '0' && ch <= '9')
{
f ltaptr [*nbrptr] += (float) (ch - '0') / power;
power *= 10.0
;
else if (ch == '-') /* check for ft-in entry */
{
if ((ch = string [ index++] ) >= '0' && ch <= '9')
{
inch = ch - ' 0'
;
/* see if 11 or 12 inches */
if (inch == 1 | | inch == 0)
if ((ch = string[index++] ) == ' 0' | | ch == ' 1 ' )
{
inch *= 10.0;






if ((ch = string [ index++] ) == '.') /* ft-decimal inch */
{
while ( (ch = string [index++] ) >= '0' && ch <= '9')
{







else if (ch == '-') /* ft-inch-eighth */
{
if ( (ch = string [ index++] ) >= '0' && ch <= '7')
{
inch += (float) (ch - '0') / 8.0;
if ((ch = string [ index++] ) == '.')
while ( (ch = string [index++] ) >= '0' &&
ch <= ' 9'
)
{





fltaptr [*nbrptr] += inch / 12.0;
}
/* check for exponent */
if (ch == ' e' | | ch == 'E' )
{
/* if the mantissa is not specified but an exponent was specified
set the mantissa to 1.0 */
if (fltaptr [*nbrptr] == && string[index - 2] != '0' &&
string[index - 2] !='.')
f ltaptr [*nbrptr] = 1.0;
/* get the next character */




/* get the sign of the exponent */
if ( ch == '-' || ch == ' +'
)
{
exp_sign = (ch =='-') ? -1 : 1;
ch = string [ index++]
;
}
/* get the actual exponent value */
exponent = 0; /* initialize value */
while (ch >= '0' && ch <= '9')
{
exponent *= 10;
exponent += ch - '0'
;






/* ensure exponent is not too large */
/* MAX_EXP is the max size of an exponent (le+MAX_EXP is legal)*/
exponent *= exp_sign;
while (fltaptr [*nbrptr] > 1.0)
<
fltaptr [*nbrptr] /= 10.0;
exponent++;
}
while (fltaptr [*nbrptr] < 0.0)
{




exp_sign = (exponent < 0) ? -1 : 1;
exponent = (exponent < 0) ? -exponent : exponent;
if (exponent > MAX_EXP)
{
exponent = MAX_EXP;
f ltaptr [*nbrptr] = (exp_sign == -1) ? 0.0 : 1.0;
}
/* multiply number by its exponent */
power = (exp_sign == -1) ? 0.1 : 10.0;
for (i = ; i < exponent ; i++)
fltaptr [ *nbrptr] *= power;
/* multiply number by its sign */
f ltaptr [*nbrptr] *= sign;
(*nbrptr) ++;
/* stop if converted maximum number of elements */
if (*nbrptr == maxlen) break;
/* see if illegal character following a legal number */
if (ch == ' -' || ch == ' +' | | ch == ' 8' | | ch == ' 9' | I ch == ' . ' )
break;




while (ch == ' ' || ch == '\t')
ch = string [index++]
;
/* ignore delimiting : ; , */
if ( ch == ' : ' | | ch == ' ; ' | | ch ==' , ' )
while ( (ch = string [index++] ) == ' ' | | ch == ' \t' )
;
/* interpret successive : :
,
as zero entries in the array */
while ( ch == ' : ' | | ch == ' ; ' | | ch ==' , ' )
{
if (*nbrptr < maxlen)
{









/* converts a string to an array of double precision floating point numbers */
/* passes back the array and the number of numbers successfully */
/* converted. The returned value is a zero if read successfullly */
/* to end of line, otherwise, returns the character that reading */
/* failed at. The third argument passed to the function is the */
/* maximum number of elements in the array */
stoda (string, fltaptr, nbrptr)










int exponent , exp_sign;
maxlen = *nbrptr;
*nbrptr = 0;
/* strip off leading blanks and tabs */




/* convert the numbers */
while ( (ch >= ' 0' && ch <= ' 9' ) | | ch == ' . ' | | ch == ' +' | | ch == ' -'
| | ch == ' , ' | | ch == ' ; ' I I ch == ' : ' | | ch == ' e' | | ch == ' E' )
{




if ( ch == ' -' || ch == '+' )
{
sign = (ch =='-') ? -1 : 1;
ch = string [index++]
;
}
fltaptr [ *nbrptr ] = 0; /* initialize value */
while (ch >= '0' && ch <= '9')
{
f ltaptr [*nbrptr] *= 10.0;
fltaptr [*nbrptr] += (float) (ch - ' 0' )
;
ch = string [index++]
}
if (ch == ' .' ) /* check for decimal point */
while ( (ch = string [index++] ) >= '0' && ch <= '9')
{
fltaptr [*nbrptr] += (float) (ch - '0') / power;
power *= 10.0;
}
/* check for exponent */
if (ch == ' e' | | ch == 'E'
)
{
/* if the mantissa is not specified but an exponent was specified
set the mantissa to 1.0 */
if (fltaptr [*nbrptr] == && string(index - 2] != '0' &&
string[index - 2] !='.')
fltaptr [*nbrptr] = 1.0;
/* get the next character */




/* get the sign of the exponent */







exp sign = (ch == ' -' ) ? -1 : 1;
ch = string [index++]
;
}
/* get the actual exponent value */
exponent = 0; /* initialize value */
while (ch >= '0' && ch <= '9')
{
exponent *= 10;
exponent += ch - '0' ;




/* ensure exponent is not too large */
/* MAX_EXP is the max size of an exponent (le+MAX_EXP is legal)*/
exponent *= exp sign;
while (fltaptr [*nbrptr] > 1.0)
{
fltaptr [*nbrptr] /= 10.0;
exponent++;
)
while (fltaptr [*nbrptr] < 0.0)
{




exp_sign = (exponent < 0) ? -1 : 1;
exponent = (exponent < 0) ? - exponent : exponent;
if (exponent > MAX_EXP)
{
exponent = MAX_EXP;
fltaptr [*nbrptr] = (exp_sign == -1) ? 0.0 : 1.0;
)
/* multiply number by its exponent */
power = (exp_sign == -1) ? 0.1 : 10.0;
for (i = ; i < exponent ; i++)
fltaptr [ *nbrptr] *= power;
/* multiply number by its sign */






/* stop if converted maximum number of elements */
if (*nbrptr == maxlen) break;
/* see if illegal character following a legal number */
if (ch == ' -' | | ch == ' +' | | ch == ' . ' )
break;
/* ignore delimiting spaces */
while (ch == ' ' || ch == ' \t'
)
ch = string [index++]
;
/* ignore delimiting '.;,*/
if ( ch == ' : ' | | ch == ' ; ' | | ch ==' , ' )
while ( (ch = string [index++] ) == ' ' || ch == '\t');
/* interpret successive : :
,
as zero entries in the array */
while ( ch == ' : ' | | ch == ' ; ' | | ch ==' , ' )
{
if (*nbrptr < maxlen)
{












Stofa is like stofa except that maxnum is specified as a separate
argument from nbrptr
*/





























Get a string from stdin, and convert to an array of floating
point numbers. Return a NULL if read to end of line, or
return the character that the conversion failed in.
rev c: added maxnum as an argument
*/
fdefine LEN 131
getflta (f ltaptr, nbrptr, maxnum)
float fltaptr[]; /* floating number array */
int * nbrptr; /* pointer holding number of numbers converted */





return (Stof a (inline, fltaptr, nbrptr, maxnum) )
;
/* fgetflta */
/* Norbert H Doerry
31 March 1988
Get a string from a file, and convert it to an array
of floating point numbers. Return a NULL if read to end of
line, or return with the character the conversion failed.
Returns a -1 if an EOF received.
rev c: added maxnum as an argument
/












if (fgets (inline, LEN, file) ==NULL)
return -1;
ans = Stofa (inline, fltaptr, nbrptr, raaxnum)
;




/* Norbert H Doerry
11 July 1988
Parse a string into its elements that are separated by spaces,
maxlen is the maximum length of a parse element,
mascnt is the maximum number of elements to parse,
cnt is the number of elements parsed.
array contains the parsed strings.
rev c: also ignores tabs
*/
parse (string, array, maxlen, maxcnt, cnt)
char string [ ]
;
char array ( ]
;
int maxlen, maxcnt ,* cnt;
(
int i
, j , k
;
i = j = k = 0;
while (string [i] != NULL && k < maxcnt)
{
j = 0;
/* strip off leading spaces and tabs */
while (string[i] == ' ' || string[i] == ' \t' ) i++;
/* move characters to array */
while (string[i] !=''&& string[i] != NULL &&
string[i] != '\t' && j < maxlen - 1)
array [k*maxlen + j++] = string[i++];
/* terminate array element with NULL */
array [k*maxlen + j] = NULL;
/* read to end of element if exceed maxlen */










This converts all the upper case characters in a string to lower case
*/
suctolc (instring, outstring)
char instring [], outstring [ J ;
{
int i;
for (i = 0; instring[i] != NULL ; i++)
{
if (instring[i] >= 'A' && instring[i] <= 'Z')
outstring[i] = instring[i] - 'A' + 'a';
else
outstring[i] = instring [ i ]
;
}




This converts all the lower case characters in a string to upper case
*/
slctouc (instring, outstring)





for (i = 0; instring [i] != NULL ; i++)
{
if (instring[i] >= 'a' && instring[i] <= ' z'
)
outstring[i] = instring[i] - 'a' + 'A';
else








/* Norbert H Doerry
11 July 1988
This is like strcmp, except that case of letters are not considered
*/







strl = malloc ( (unsigned) strlen (stringl ) + 1)
;
str2 = malloc ( (unsigned) strlen (string2) + 1);
slctouc (stringl, strl)
;
slctouc (string2 , str2)








/* Norbert H Doerry
11 Juloy 1988
This is like strncmp, except that case of letters are not considered
V
strncmpa (stringl, string2, n)







strl = malloc ( (unsigned) strlen (stringl) + 1)















/* This routine returns a substring of an input string. The substring
begins after n words are encountered in the input string. It ends
on the encounter of a new line character or the end of the input
string. len is the maximum length of string.
*/




int i, j, k;
i = 0;
while (inline [i] == ' ' ) i++; /* strip off leading blanks */
for (j = 0; j < n && inline [i] != NULL ; j++) /* read in n words */
{
while (inline[i] != NULL && inline[i] !=''&& inline[i] != ' \t' ) i++;
/* strip off trailing blanks and tabs */
while (inline [i] == ' ' || inline [i] == '\t') i++;
}
k = 0;
/* copy string */
while (inline[i] != NULL && inline[i] != ' \n' && k < len - 1)
s[k++] = inline [i++]
;
/* terminate with NULL */
s[k] = NULL;
/* strip off trailing blanks */
for (j = strlen(s) - 1 ; s [ j ] == ' ' || s[j] == '\t' ||
S [j] == '\ n ' ; s[j— ] = NULL);
}
/* strstrip */









for (i = ; s[i] == ' ' II s[i] == '\t' ; i++)
;
/* copy string */
for (j = ; s[i] != NULL ; s[j++] = s[i++]);
s[j] = NULL;
/* delete trailing spaces and tabs and Cr*/
for (j = strlen(s) - 1 ; s[j] == ' ' || s[j] == '\t' ||
s[j] == '\n' ; s[j— ] = NULL);
}
/* strextract */
/* strextract returns the nth word in a string */
strextract ( in , out , n
,
len)
char *in,*out; /* in is the input string , out is the output string */
int n,len; /* n is the desired word number , len is max len of out */
{
int i, j;
/* strip off the leading spaces and tabs */
for (i = ; in[i] == ' ' || in[i] == '\t' ; i++) ;
/* ignore the first n-1 words */
for (j = ; j < n - 1 ; j++)
{
while (in[i] !=''&& in[i] != '\t' && in[i] != NULL) i++;
while (in[i] == ' ' || in[i] == ' \t ' ) i++;
}
/* copy the nth word */
for (j = ; j < len - 1 && in[i] != NULL && in[i] !=''&& in[i] != '\t'











/* load device. c */
/* Norbert H. Doerry
22 October 1988






load device (d, n, in, typ, d_function, d name,ndev)
DEVICE **d; /* array of pointers to device structures */
int n; /* number of device structures to read in */
int typ; /* beginning number used for type */
FILE *in; /* input file stream */
int (**d_function) (); /* array of pointers to device functions */
char *d_name[]; /* array of device names */
int ndev; /* total number of devices */
{
int i
, j , k , ans , typa;
ans = 0;
typa = typ;
/* read in data from file */
for (i=0 ; i < n ; typa++ , i++)
{
j = read device (d [ i] , in, typa)
;
/* see if bad data */
if (j — 1)
{
printf(" ERROR reading %d device : %s\n"
,




else if (j == 2)
{
printf(" EOF reached reading %d device : %s\n", typa, d [i] ->name)
return 2;
}
for (k = ; strcmp (d [ i ] ->name, d_name [k] ) != && k < ndev ; k+ + ) ;
if (k < ndev) /* found the name */
{

















/* load element. c */
/* Norbert H. Doerry
9 November 1988
This file contains a function for loading the element descriptions




\l 1/ \l 1/
\ / \ /
END
where
DEVICE is the name of the device type (i.e. resistor)
ELEMENT is the specific element name (i.e. Rl)
PARAMETER NAME is the name of the DEVICE PARAMETER (i.e. R)
PARAMETER is the value of the Parameter (i.e. 100 )
additionally, an INCLUDE statement can be substituted for an
Element Description. An INCLUDE statement has the following
form:
INCLUDE filename
where ' filename' is another file containing element descriptions
*** Modified 9 January ***
changed parameter for passing stream. Now pass structure




/* The following structure is used to read in the elements because the








ELEMENT *e; /* present element */







int load_element (strml, ee, nelm, dev, ndev, errflag)
STREAM_PTR ** strml;
ELEMENT ***ee; /* pointer to array of element descriptions */
int *nelm; /* number of elements read in */
DEVICE **dev; /* array of device descriptions */
int ndev; /* number of devices in above array */
int *errflag;
{
ELEMENT_PTR *temp_elmnt , *elmnt;
ELEMENT **e;





/* initialize starting structures */
elmnt = (ELEMENT_PTR *) calloc (1, sizeof (ELEMENT_PTR) )
;
elmnt->e = (ELEMENT *) calloc (1, sizeof (ELEMENT) )
;





flag = read element (elmnt->e, strm, serial, dev, ndev)
;
/* see if reached EOF */
if (flag == 2)
{




printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->filename)




/* read to the end of one of the include files */
fclose (strm->in)
;












/* see if unable to find device type */
if (flag == -2)
<
/* see if include file */
if (strncmpa(elmnt->e->name, "INCLUDE", 3) == 0)
{




/* see if end of section */
if (strncmpa(elmnt->e->name, "NETWORK", 7) == 0)
{
flag = 0; /* successful load */
break;
/* genuine bad device name */
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;





/* read in an element */
/* see if bad data encountered */
if (flag == 1)
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->f ilename)










if (flag == -1)
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;





/* allocate the element structure block for the next element */
temp elmnt = elmnt;
elmnt = (ELEMENT_PTR *) calloc ( (unsigned) 1 , sizeof (ELEMENT_PTR) )
;
elmnt->last = temp_elmnt;
elmnt->e = (ELEMENT *) calloc ( (unsigned) 1 , sizeof (ELEMENT) )
;
serial++; /* increment serial number of element */
/* create element array */
serial
— ; /* serial is now the number of elements */
*nelm = serial;
e = (ELEMENT **) calloc ( (unsigned) serial, sizeof (ELEMENT *))
*ee = e;
/* create array of element pointers */














/* load_initial .c */
/* Norbert H. Doerry
20 January 1989




The initialization section ends when the keyword SIMULATION is reached
INITIALIZE
each line of the initialization is of the form:
ELEMENT : VARIABLE VALUE
where 'VARIABLE' can be a state or input variable,
the section ends with the keyword 'END'
EXTERNAL INPUTS INITIALIZATION
each line of the external input initialization is of the form:
ELEMENT : EXTERNAL_INPUT VALUE
the section ends with the keyword 'END'
NODE VOLTAGE INITIALIZATION
each line of the node voltage initialization is of the form:
NODE : SUBNODE VALUE
the section ends with the keyword ' END'
NOTE : this initialization is only necessary for Voltage Subnodes.
If a current subnode or a reference voltage subnode is specified,
a warning is generated.
The initialization section ends when the keyword SIMULATION is reached


















int eof; /* if eof = 0, then looks for ' SIMULATATION' to terminate section
otherwise, looks for the end of the file */
{










if (strncmpa (inline, "INITIALIZE", 7) == 0)
flag = read_init (strml, e, nelm, inline, errf lag)
;
else if (strncmpa (inline, "EXTERNAL", 7) == 0)
flag = read_ext_init (strml , e, nelm, inline, errf lag)
;
else if (strncmpa (inline, "NODE VOLTAGE", 7) == 0)
flag = read_node_volt (strml , nn, nnode, inline, errf lag)
;
else if (strncmpa (inline, "SIMULATION", 7) == 0)
{
return 0; /* read to end of initialization routine */
}
else if (strncmpa (inline, "INCLUDE", 7) == 0)
open_inelude (strml , inline , errf lag)
;
else if (inline[0] != '!' && inline[0] != NULL && inline[0] != '#')
{
strm = *strml;
printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->f ilename)
;




/* see if flag is one, which signifies that other routines ran out
of file to read */
if (flag != 0) return 1;
/* read in next line */
strm = * strml;





while (fgets (inline, MAXCHAR, strm->in) ==NULL)
{








/* see if eof is set, if so, then done */
if (eof) return 0;
/* otherwise, reading to an end of file is an error */
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;
























/* grab filename */
strsplit (inline, filename, 1, MAXCHAR)
;
/* allocate new stream pointer structure */
temp_strm = strm; /* save present pointer */







strcpy (strm->filename , filename)
;
/* try to open file */
strm->in = fopen ( filename , "r" ) ;
/* see if unsuccessful */
if (strm->in == NULL)
{





printf(" *** Error Line %d in file %s\n",
strm->line nbr, strm->filename)
;



























char v_name [MAXCHAR.] ;
int i
,







/* read in next line */
strm = *strml;
strm->line_nbr += 1; /* increment line counter */
while ( fgets ( inline, MAXCHAR, strm->in) ==NULL)
{








printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;












str strip (inline) ;
/* see if a comment line */
if (inline [0] == NULL || inline [0] == ' ! ' || inline [0] == ' #' )
continue;
/* see if end command */
if (strncmpa (inline, "END" , 3 ) == 0)
break;
/* see if include file */
if (strncmpa (inline, "INCLUDE", 7) == 0)
{
open_include (strml, inline, errf lag) ;
continue;
)





/* copy element name */
for (i = ; inline[i] != NULL && inline[i] != ':' ; i++)
e name[i) = inline [i];
e_name[i] = NULL;
strstrip(e name);
/* strip off tabs and spaces */
for (i++; inline [i] == ' ' || inline [i] == '\t'; i++)
;
/* copy variable name */
for (j = ; inline [i] != NULL && inline[i] !=''&& inline[i] != ' \t'
;
i++, j++)




/* copy value */
for (j = ; inline[i] != NULL ; i++, j++)
line[j] = inline[i];
linetj] = NULL;
Stoda (line, &value, &ncnt , 1 )
;
if (ncnt == 0) /* initialize to zero */
value = 0.0;
/* find the element */
for (i = ; i < nelm && strcmp (e_name, e [ i] ->name ) != ; i++)
;
if (i >= nelm) /* didn't find the element */
{
printf(" *** Error Line %d in file %s\n",
strm->line nbr , strm->filename)
;






/* find the state variable */
for (j = ; j < e [ i] ->device->nbr_states &&
strcmp (v name, e [ i] ->device->state_name [ j ] ) != ; j++)
;
if (j < e [i] ->device->nbr_states)
{
/* initialize the state variable */
e [i] ->con . init_state







/* see if its an input variable */
for (j = ; j < e [ i] ->device->nbr inputs &&
strcmp (v_name, e [ i] ->device->input_name [ j ] ) != ; j++)
if (j < e [i] ->device->nbr_inputs)
{
/* initialize the input variable */
e [i] ->con . init_in
[ j ] = value;
continue;
/* can't recognize the variable */
printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;
printf (" *** VARIABLE Not Found Error (%s) : \n %s\n\n",
v_name, inline)
;
*errf lag = 1;
}
return 0;

















/* read in next line */
strm = *strml;





while ( fgets (inline, MAXCHAR, strm->in) == NULL)
{








printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strro->filename)
;














/* see if a comment */
if (inline [0] == NULL || inline [0] == ' ! ' || inline [0] == '#')
continue;
/* see if end command */
if (strcmpa (inline, "END" ) == 0)
break
;
/* see if include file */
if (strcmpa (inline, "INCLUDE") == 0)
{




/* must be an element variable initialization */
/* copy element name */
for (i = ; inline[i] != NULL && inline[i] != ':' ; i++)








/* strip off tabs and spaces */
for (i++; inline [i] == ' ' || inline [i] == ' \t' ; i++)
;
/* copy variable name */
for (j = ; inline [i] != NULL && inline[i] !=''&& inline[i] != '\t';
i++, j++)




/* copy value */
for (j = ; inline[i] != NULL ; i++, j++)
line[j] = inline [i];
line[j] = NULL;
Stoda (line, Svalue, &ncnt, 1)
;
if (ncnt == 0) /* initialize to zero */
value = 0.0;
/* find the element */
for (i = ; i < nelm && strcmp (e_name, e [ i] ->name) != ; i++)
;
if (i >= nelm) /* didn't find the element */
{
printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;






/* find the external input variable */
for (j = ; j < e [ i] ->device->nbr_ext_in &&
strcmp (v_name, e [i] ->device->ext_in_name [ j] ) != ; j++)
;
if (j >= e [i] ->device->nbr_ext_in) /* didn't find the external input*/
{
printf (" *** Error Line %d in file %s\n",
strm->line nbr , strm->f ilename)


































/* read in next line */
strm = *strml;
strm->line nbr += 1; /* increment line counter */
while (fgets (inline, MAXCHAR, strm->in) == NULL)
{








printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;

















/* see if comment line */
if (inline [0] == NULL || inline [0] == ' ! ' || inline [0] == ' #' )
continue;
/* see if end command */
if (strncmpa (inline, "END", 3) == 0)
break;
/* see if include file */
if (strncmpa (inline, "INCLUDE", 7) == 0)
{




/* must be an node voltage initialization */
/* copy node name */
for (i = ; inlinefi] != NULL && inline[i] != ':' ; i++)




/* strip off tabs and spaces */
for (i++; inline[i] == ' ' || inline[i] == ' \t' ; i++)
;
/* copy subnode name */
for (j = ; inline(i] != NULL && inline[i] != ' ' && inline[i] != ' \t'
i++, j++)
s_name[j] = inline [i];
s_name[j] = NULL;
strstrip (s name);
/* copy value */
for (j = ; inline(i] != NULL ; i++, j++)
line[j] = inline [i]
;
linefj] = NULL;
Stoda (line, &value, &ncnt, 1)
;






/* find the node*/
for (i = ; i < nnode && strcmp (n_name , nn [ i] ->name) != ; i++)
;
if (i >= nnode) /* didn't find the element */
{
printf(" *** Error Line %d in file %s\n",
strni->line_nbr , strm->f ilename) ;






/* find the subnode*/
for (j = ; j < nn [i] ->nbr_subnode &&
strcrapfs name, nn [ i ] ->subnode [ j ] ->name) != ; j++)
;
if (j >= nn [i] ->nbr_subnode) /* didn't find the subnode */
{
printf (" *** Error Line %d in file %s\n",
strrc->line_nbr , strm->f ilename) ;





/* initialize the subnode */
nn [ i] ->subnode [ j] ->init_volt = value;
/* see if current subnode */
if (nn [ i] ->subnode
[
j] ->type == 1)
I
printf("*** WARNING Line %d in file %s\n",
strm->line nbr , strm->f ilename)
;
printf (" *** Initialization of Current Subnode Ignored :\n");
printf (" %s\n\n", inline)
;
}
/* see if reference node */
else if (nn [i] ->subnode
[ j ] ->ref flag == 1)
{
printf("*** WARNING Line %d in file %s\n",
strm->line_nbr, strm->f ilename)
printf (" *** Initialization of Reference Voltage Subnode :\n")












/* load network. c */
/* Norbert H. Doerry
26 January 1989
This file contains a function for loading the network descriptions
from an input file.











int load_network (strml, nn, nnode, e, nelm, errflag)
STREAM_PTR ** strml;







char *calloc ( ) ;












flag = read_network (strm, n, e, nelm, errflag)
;
/* see if end of block */
if (flag == -1 && (strncmpa(n->name, "INITIALIZE", 7) == ||






strncmpa(n->name, "SIMULATION", 7) == |
|





/* see if include file */
if (flag == -1 && strncmpa (n->name, "INCLUDE", 7) == 0)
{
/* grab filename */
str split (n->name, filename, 1, MAXCHAR)
;
/* allocate new stream pointer structure */
temp_strm = strm; /* save present pointer */






/* try to open file */
strm->in = fopen (filename, "r" )
;
/* see if unsuccessful */
if (strm->in == NULL)
{





printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;
















if (flag == -1)
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;





/* See if read to end of file, if so, pop up one include file */
if (flag == 2)
{
if (strm->last == NULL) /* read to the end of the first file */
{
printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;




/* read to the end of one of the include files */
fclose (strm->in)
;








/* allocate the new node */
new_node = (NODE *) calloc (1, sizeof (NODE));




printf(" *** Error Line %d in file %s\n",


















/* stop doing any more work if an error has been detected */





/* put the NODE structures into an array of pointers */
*nnode = node ctr;
*nn = (NODE **) calloc (node_ctr + 1 , sizeof (NODE *));
(*nn) [node_ctr] = n;
for (i = ; i < node_ctr ; i++)
i
(*nn) [node_ctr - i - 1] = n->last;
n = n->last;
}
/* check which elements are used and not used in network description */
/* print out those elements which are not used */
for (i = 0, j = ; i < nelm ; i++) /* j is first time flag */
{
if (e[i]->flag == 1) continue; /* goto next element */
if (j == 0)
{
printf("\n\n *** WARNING : The following Elements are defined"),
printf(" but not used : \n");
j = l;
}







/* check to ensure that for all the elements that are used, all of their
inputs are attached to a node. */
for (i =0; i < nelm ; i++) /* j is first time flag */
<
if (e[i]->flag == 0) continue; /* go to next element if not used */
/* loop for each node variable */
for (k = j = ; k < e [ i] ->device->nbr_inputs ; k++, j = 0)
{
/* loop for each node */
for (1 = ; 1 < *nnode ; 1++)
{
/* loop for each subnode */
for (m = ; m < (*nn) [1] ->nbr_subnode ; m++)
{
/* loop for each connection in each subnode */
for (mm = ; mm < (*nn) [ 1 ] ->subnode [m] ->nbr connect ; mm++)
{
if (strcmp (e [ i] ->name
,
(*nn) (1] ->subnode [m] ->element [mm] ) != 0)
continue; /* go on if element names don't match */
if (strcmp (e [ i] ->device->input name [k]
,
(*nn) [1] ->subnode (m] ->variable [mm] ) != 0)
continue; /* go on if variable names don't match */
j++; /* j is the number of nodes an input variable




if (j -- 0)
{
printf(" *** ERROR : Input Variable not attached to a node :\n");
printf(" *** Element : %s | | Input Variable : %s ***\n",
e [ i] ->name
,




else if (j != 1)
{
printf(" *** ERROR : Input Variable attached to %d nodes :\n",
j);
printf(" *** Element : %s || Input Variable : %s ***\n",



















/* Norbert H. Doerry
27 January 1989
This routine loads in all the information required to run the simulation
of the program. The Display section lists all the external output
variables that may be printed out.
TIME_STEP command sets the time step increment
.
TMIN command sets the starting time of the simulation.
TMAX command sets the ending time of the simulation.
DELTA is the fractional part of a variable that is used in calculating
the jacobian.
DELTA_MIN is the minimum change in a variable for calculating the
jacobian in case the variable is very small.
PRINT_STEP sets the time increment for printing the values of the
external variables
.
MAX_ITERATION is the maximum number of iterations of the Newton-Raphson
method used before a failure to converge error is generated
CONVERGE is the maximum mean square error of the implicit vector that
is allowed for a balanced solution.
The Reference Section sets the voltage and current nodes and subnodes
that are to be used as references. The reference voltage node is
always set equal to specified voltage (default is zero volts).
The reference current node is not used to create a current law equation
(This prevents a singular matrix)
The External Input Command specifies the values of different





















V : NODE : SUBNODE VALUE





ELEMENT : EXTERNAL^_INPUT_ VARIABLE VALUE TIME
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
\l 1/ \l 1/ \ll/ Ml/







load simulation (strml , e, nelm, nn, nnode, q, nbrq, simulate, pv, errflag)
STREAM PTR **strml; /* pointer to pointer of current stream structure */
ELEMENT **e; /* array of pointers to element structures */
int nelm; /* number of elements in element array */
NODE **nn; /* array of pointers to node structures */
int nnode; /* number of elements in node array */
QUEUE ***q; /* pointer to an array of pointers to queue structures */
int *nbrq; /* number of elements in array of pointers to queue structures */
SIMULATE *simulate; /* structure for simulation commands */
PRINT_VAR *pv;/* pointer to first PRINT_VAR structure */
int *errflag; /* error flag, if = 1, cannot run simulation */
{
int i, j







qq = (QUEUE **) calloc(l, sizeof (QUEUE *));
*qq = (QUEUE *) calloc(l, sizeof (QUEUE ));
(*qq)->last = NULL; /* signal that this is first queue */
jj = i;
flag = 0; /* flag for ran out of file too soon */





/* read in next line */
strm = *strml;
strm->line_nbr += 1; /* increment line counter *'/
while (fgets ( inline, MAXCHAR, strm->in) ==NULL)
{

















if (jj == 0) break; /* exit loop if done */
strstrip (inline)
;
/* see if line is a comment */
if (inline[0] == ' ! ' || inline[0] == '#' || inline[0] == NULL)
continue;
/* see if a valid command */
if (strncmpa (inline, "DISPLAY", 7) == 0)
flag = read_display (strml , e, nelm, nn, nnode, pv, errf lag)
;
else if (strncmpa (inline, "TIME_STEP" , 7) == 0)
read_value (strml, & (simulate->dt ) , inline, errf lag)
;
else if (strncmpa (inline, "TMIN" , 4 ) == 0)
read_value (strml, & (simulate->tmin) , inline, errf lag)
;
else if (strncmpa (inline, "TMAX", 4) == 0)
read_value (strml, & (simulate->tmax) , inline, errflag)
else if (strncmpa (inline, "PRINT_STEP" , 7) == 0)






else if (strncmpa (inline, "DELTA_MIN", 8) == 0)
read_value (strml, & (simulate->delta_min) , inline, errf lag)
;
else if (strncmpa (inline, "DELTA", 4) == 0)
read_value (strml, & (simulate->delta) , inline, errf lag)
;
else if (strncmpa (inline, "CONVERGE", 7) == 0)
read_value (strml, & ( s imu late->converge) , inline, errflag)
;
else if (strncmpa (inline, "MAX_ITERATION", 7) == 0)
{
read_value (strml, Stemp, inline, errflag)
;
simulate->max_iteration = (int) temp;
}
else if (strncmpa (inline, "REFERENCE", 7) == 0)
flag = read_reference (strml , simulate, nn, nnode , errf lag)
else if (strncmpa (inline, "EXTERNAL INPUTS", 7) == 0)
flag = read_external (strml
,
qq, e , nelm, errf lag)
;
else if (strncmpa (inline, "INCLUDE", 7) == 0)
open_include (strml, inline , errflag)
;
if (flag) return 1; /* ran out of file too soon */
}
/* find out how many queue structures we have */
q_temp = *qq;
for (i = ; q_temp->last != NULL ; q_temp = q_temp->last , i++)
*nbrq = i;
if (i == 0) return 0; /* return if no queue structures */
/* allocate array for the queue structures */
*q = (QUEUE **)calloc(i,sizeof (QUEUE *));
/* see if out of memory */
if (*q == NULL)
{









for (q_temp = *qq , i = ;
q_temp->last != NULL ;
q_temp = q_temp->last , i++)
(*q) [i] = q__temp->last;
/* sort array by time (This is a bubble sort) */
flag = 1;
while (flag == 1)
{
flag = 0;
for (i = 1 ; i < *nbrq ; i++)
{
if ( (*q) [i] ->time >= ( *q) [ i-1] ->time )
continue; /* in proper order */
/* must switch two entries around */
q_temp = (*q) [i]
;
(*q) [i] = (*q) [i-1];
( * q ) [ i - 1 ] = q_temp ;







for (i = ; i < *nbrq ; i++)
printf ("elm = %d , var = %d , val = %f , time = %f\n", (*q) [i]->elm,





















/* strip off the command */
strsplit (inline, line, 1,MAXCHAR)
;
/* strip line */
strstrip ( line )
;
/* convert the number */
Stoda (line, ivalue, &ncnt, 1)
;
/* set the initialization value */




printf(" *** Error Line %d in file %s\n",
strm->line nbr , strm->filename)
;




/* print results if debug */
if (DEBUG)
printf ( "inline = %s : line = %s : value = %f\n" , inline, line, value)
read_display (strml , e, nelm, nn, nnode, pv, errflag)
STREAM_PTR **strml; /* pointer to pointer of current stream structure */
ELEMENT **e; /* array of pointers to element structures */
int nelm; /* number of elements in element array */
NODE **nn; /* node array */
int nnode; /* number of elements in node array */
PRINT_VAR *pv;/* pointer to first PRINT_VAR structure in chain */
int *errflag; /* error flag, if = 1, cannot run simulation */
{
int i, j, k, flag;
STREAM_PTR *temp_strm, *strm;
char *calloc();










/* read in next line */
strm = *strml;
strm->line_nbr += 1; /* increment line counter */
while (fgets (inline, MAXCHAR, strm->in) == NULL)
{








printf(" *** Error Line %d in file %s\n",
strm->line nbr , strm->f ilename)
;













/* see if line is a comment */
if (inline [0] == ' ! ' || inline [0] == '#' || inline [0] == NULL)
continue;
/* see if done */
if (strncmpa( inline, "END", 3) == 0)
return 0;
/* see if include file */
else if (strncmpa (inline, "INCLUDE", 7) == 0)
open_include (strml, inline , err flag)
;
/* must be an element variable descripton */





for (i = ; inline [i] != NULL && inline [i] != ':' ; i++)
e_name[i] = inline [i];
e name[i] = NULL;
strstrip (e_name)
;
/* strip off tabs and spaces */
for (i++; inline [i] == ' ' || inline [i] == '\t'; i++)
;
/* copy variable name */
for (j = ; inline [i] != NULL && inline[i] !=''&& inline[i] != ' \f
i++, j++)
v_name[j] = inline [i];
v_name[j] = NULL;
strstrip (v_name)
/* find the element */
for (i = ; i < nelm && strcmp(e name, e [ i] ->name ) != ; i++)
;
/* found the element */
if (i < nelm)
{
/* find the external output variable */
for (j = ; j < e [i] ->device->nbr_ext_out &&
strcmp (v_name, e [ i] ->device->ext out name [ j ] ) != ; j++) ;
if (j < e [ i ] ->device->nbr_ext_out ) /* found external output */
{
/* allocate and insert structure */
for (temp = pv; temp->next != NULL ; temp = temp->next)
;
temp->next =
















for ( j = ; j < e [i] ->device->nbr_ext_in &&
strcmp (v_name, e [i] ->device->ext_in_name [ j] ) != ; j++)
;
if (j < e [i] ->device->nbr_ext_in) /* found external output */
{
/* allocate and insert structure */
for (temp = pv; temp->next != NULL ; temp = temp->next)
;
temp->next =










/* couldn't find external input or output */
printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;
printf (" *** EXTERNAL VARIABLE Not Found Error (%s) :\n",
v_name )
;





/* find the node */
for (i = ; i < nnode && strcmp (e_name, nn [i] ->name) != ; i++)
/* found the node */
if (i < nnode)
{
/* look for the subnode */




[ j ] ->name) != ; j++)
;
if (j < nn [ i] ->nbr_subnode) /* found the subnode */
{





if (nn [ i] ->subnode
[
j] ->type == 1)
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->filename)
;








/* allocate and insert structure */
for (temp = pv; temp->next != NULL ; temp = temp->next)
;
temp->next =












/* couldn't find subnode*/
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;








/* didn't find the element */
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;










read external (strml, qq, e, nelm, errf lag)
STREAM PTR **strml; /* pointer to pointer of current stream structure */
QUEUE **qq; /* pointer to pointer of current queue structure */
ELEMENT **e; /* array of pointers to element structures */
int nelm; /* number of elements in element array */
int *errflag; /* error flag, if = 1, cannot run simulation */
{















/* read in next line */
strm = *strml;
strm->line_nbr += 1; /* increment line counter */
while ( fgets (inline, MAXCHAR, strm->in) == NULL)
{








printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;



















/* see if line is a comment */
if (inline[0] == ' ! ' || inline[0] == '#' || inline[0] == NULL)
continue;
/* see if done */
if (strncmpa (inline, "END" , 3) == 0)
break;
/* see if include file */
else if (strncmpa (inline, "INCLUDE", 7) == 0)
open_include (strml, inline, errflag)
;
/* must be an element variable descripton */
/* copy element name */




/* strip off tabs and spaces */
for (i++; inline [i] == ' ' || inline [i] == '\t'; i++)
;
/* copy variable name */
for (j = ; inline [i] != NULL && inline [i] !=''&& inline [i] != ' \t'
i++, j++)
v_name[j] = inline [i];
v_name[j] = NULL;
strstrip (v name);
/* copy values */
for (j = ; inline[i] != NULL ; i+ + , j++)
line[j] = inline [i];
line[j] = NULL;
Stoda (line, value, Sncnt, 2)
;
if (ncnt == 0) /* initialize to zero */
value[0] = valuetl] = 0.0;
else if (ncnt == 1)





/* find the element */
for (i = ; i < nelm && strcmp (e_name, e [ i] ->name) != ; i++)
;
if (i >= nelm) /* didn't find the element */
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;






/* find the external input variable */
for ( j = ; j < e [i] ->device->nbr_ext_in &&
strcmp (v_name, e [ i) ->device->ext_in_name [ j] ) != ; j++)
if (j >= e [ i] ->device->nbr_ext_in) /* didn't find the external input */
{
printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;
printf (" *** EXTERNAL INPUT VARIABLE Not Found Error (%s) :\n",
v name )
;





/* store in queue */
( *qq) ->elm = i
;
(*qq) ->var = j;
(*qq)->value = value [0];
(*qq)->time = value [1);
/* allocate new queue structure */




read_reference (strml , simulate, nn, nnode, errflag)












char inline [MAXCHAR] , line [MAXCHAR] , n_name [MAXCHAR] , s_name [MAXCHAR]
;





/* read in next line */
strm = *strml;
strm->line_nbr +=1; /* increment line counter */
while (fgets (inline, MAXCHAR, strm->in) == NULL)
{








printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;












/* see if line is a comment */
if (inline[0] == ' ! ' || inline[0] == '#' || inline [0] == NULL)
continue;




if (strncmpa (inline, "END", 3) == 0)
return 0;
/* see if include file */
else if (strncmpa (inline, "INCLUDE", 7) == 0)
open_include (strml, inline, errflag)
;
/* must be the reference voltage or current node */
/* see if voltage node */
strcpy (line , inline)
;
if (inline[0] == 'v' || inline[0] == 'V')
{
/* strip off v and colon */
for (i = ; line[i] != ':' && line [i] != NULL ; i++)
line[i] = ' '




/* grap the node name */




/* grap the subnode name */
if (line[i] != NULL) i++;
while (line[i] == ' ' || line[i] == '\t') i++;




[ j ] = NULL;
strstrip (s_name)
;





if (ncnt == 0) val = 0;
/* find the node and subnode */





if (strcmp (n_name, nn [i] ->name) == 0) break;
if (i == nnode) /* didn't find the node */
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->filename)
;





for (j = ; j < nn [i] ->nbr_subnode ; j++)
if (strcmp (s_name, nn [i] ->subnode
[
j]
->name) == 0) break;
if (j == nn [i] ->nbr_subnode) /* didn't find the subnode */
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->filename)





if (nn [i] ->subnode
[
j] ->type != 0) /* Not a voltage subnode */
{
printf<" *** Error Line %d in file %s\n",
strm->line_nbr, strm->f il ename)









nn [ i] ->subnode
[
j] ->init volt = val;
}
/* see if current node */
else if (inline [0] == ' i' || inline [0] == 'I')
{
/* strip off i and colon */
for (i = ; line[i] != ':' && linefi] != NULL ; i++)
line [ i] = ' '
;




/* grap the node name */
for (i = ; line[i] != ':' && line[i] != NULL; i++)
n_name[i] = line[i];







/* grap the subnode name */
if (line[i] != NULL) i++;




/* find the node and subnode */
for (i = ; i < nnode ; i++)
if (strcmp (n_name, nn [ i] ->name) == 0) break;
if (i == nnode) /* didn't find the node */
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;





for (j = ; j < nn [ i] ->nbr_subnode ; j++)
if (strcmp (s name , nn [ i] ->subnode
[ j ] ->name ) == 0) break;
if (j == nn [ i ] ->nbr_subnode) /* didn't find the subnode */
{
printf(" *** Error Line %d in file %s\n",
strm->line__nbr , strm->f ilename) ;





if (nn [ i] ->subnode
[
j] ->type != 1) /* Not a current subnode */
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)





nn [ i] ->subnode
[ j ] ->ref_flag = 1;
else /* its an error */
{
printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;





















/* make_jacobian. c */
/* Norbert H. Doerry
15 February 1989
*/
/* This routine creates the jacobian matrix which gives the partial
of each implicit variable with respect to the individual variables.
It is created by patching together the individual jacobian submatrices
of the different elements.
The hard part about the construction of this matrix is determining
which column a variable in the submatrix corresponds to. Here are the
rules
.
If the variable is attached to a voltage subnode :
{
if the variable is attached to the reference subnode,
ignore it. (the reference subnode is identically zero)
else
find the element in xtab that corresponds to the voltage
subnode. That element number is the column.
)
else the variable is attached to a current subnode
{
if the variable is the first one of a subnode other than
the reference subnode,
add the negative of the jacobian element to the
columns corresponding to the remaining variables
else







/* note : don't need : itab, nitab, n, nnode, simulate */













int i, j, k, eptr, vptr, vtyp, iptr, rows, col;
int mult;
/* zero out the jacobian array */
for (i = ; i < nxtab * nitab ; i++)
Jacob [i] = 0.0;
/* step through xtab */
for (i = ; i < nxtab ; i++)
{
for (j = ; j < xtab[i]->nbr ; j++)
{
eptr = xtab [i] ->e [ j ]
;
vptr = xtab [i] ->v [ j]
mult = xtab [i] ->mult [ j]
;
for (k = ; k < ee [eptr ] ->con . nbr_implicit ; k++)
{
Jacob [ee [eptr ] ->con . imp_index [k] + nitab * i] +=
ee [eptr] ->con
.









/* penner. h */
/* Norbert H. Doerry
14 March 1989
This is an include file which tells the main program where to get
the proper information for the devices
*** Modified 11 April 1989 by nhd ****
added breaker_3p
*** Modified 15 April 1989 by nhd ****




*** Modified 27 April 1989 by nhd ****
added volt_meter
*/
typedef int (*FUNCTION_PTR) ( )
;
#define NBR_DEV_FILES 2 /* number of device description files */
static char *device_f ile [ ] = /* names of the device description files */
{
"/mit/13 . 41 l/sepsip/three_phase . input"
,
"/mit/13 . 411/sepsip/one_phase . input"
};
static int nbr_device file[] =
{
12, /* number of devices per file */
10
>;































































































































/* print_network. c */
/* Norbert H. Doerry
18 January 1989
This file contains the routine needed to display the network connections










int i, j , k, cnt;
char c, inline [MAXCHAR]
;
fprintf (out, "\n\n NETWORK SUMMARY\n\n" )
;
cnt = 0;
for (i = ; i < nnode ; i + + )
{
fprintf (out, "\n NODE : %s\n", nn [i] ->name)
;
if (line_counter (Sent , 20, &c, out ) == ' q' ) return;
for (j = ; j < nn [i] ->nbr_subnode ; j++)
{




fprintf (out, " VOLTAGE ");
else
fprintf (out, " CURRENT ");
fprintf (out, "SUBNODE : %s\n", nn [i] ->subnode [ j ] ->name)
;
if (line_counter (icnt , 20, &c, out ) == ' q' ) return;












nn [ i] ->subnode
[
j] ->variable [k] )
;
if (line_counter (icnt , 20, &c, out ) == ' q' ) return;
}
if (out != stdout) continue;





if (inline [0] == ' q' ) return;





if (i < -1) i = -1;
}
}
/* line counter */
/* this routine keeps track of the number of lines printed on the screen.
After 'maxcnt' number of lines are listed, the user is prompted to
hit a return to continue. 'rtnchar' is the first character of the
line that the user inputs (That is a non white space )
*/
line_counter (cnt, maxcnt, rtnchar, out)




char inline [MAXCHAR] ;
*rtnchar = NULL; /* default value */
(*cnt) += 1
;
/* increment counter */
if (*cnt != maxcnt)
return ;
(*cnt) = 0;
if (out == stdout) return 0; /* don't prompt if not printing to screen */
printf (" Enter <RETURN> to continue ... ");
gets (inline )
;
strstrip ( inline )
;
*rtnchar = inline [0];







/* Norbert H. Doerry
6 March 1989
*/
/* This routine reads in all the information for a device from an input
stream. The following commands are recognized :










implicit variable name 1
implicit variable name 2
etc
EXTERNAL IN [nbr]
type : extern in name 1
type : extern in name 2
etc
EXTERNAL OUT [nbr]
type : extern out name 1








successful read of data
1 encountered bad data, but able to recover
2 reached EOF before END statement



















char lines [4] [MAXCHAR]
;
int ans , cnt , name_flag, ncnt
;








/* initialize the d array */
d->type = typ;
d->nbr inputs = 0;
d->nbr states = 0;
d->nbr_implicit = 0;





if (fgets (inline, MAXCHAR, in) == NULL)
return 2;
parse (inline, (char *) lines, (int) MAXCHAR, (int) 4, Sent);
if (cnt == 0) continue; /* skip blank lines */
if (lines [0][0] == ' \n' ) continue; /* skip lines beginning with CR */
if (lines [0] [0] == ' !' ) continue; /* skip lines beginning with ! */
if (lines [0] [0] == '#' ) continue; /* skip lines beginning with # */
if (cnt > 1 && strnempa (lines [0] , "NAME", 3) == 0)
{
if (name_flag == 1) f ree (d->name)
;
name_flag = 1;




d->name = (char *) malloc ( (unsigned ) strlen (command) + 1);





else if (cnt > 1 && strncrnpa (lines [0] ," INPUTS", 3) == 0)
{
Stofa (lines [1] , flota, Sncnt, 1 )
;
if ((int) flota[0] > && ncnt == 1)
{
/* see if inputs already allocated */
if (d->nbr inputs > 0)
{
for (i = ; i < d->nbr_inputs ; i++)
free ( (char *) d->input_name [ i] )
;
free ( (char *) d->input_name)
;
)
/* update number of inputs */
d->nbr_inputs = (int) flota [0];
/* allocate the pointer array */
d->input_name = (char **) calloc( (unsigned) d->nbr_inputs,
sizeof (char * ) )
;
/* read in the input names */
for (i = ; i < d->nbr_input s ; i++)
{




if (command [0 ] == ' ! ' | | command [0] == ' # ' II





d->input_name [ i ] = (char *)
calloc( (unsigned) strlen (command) + 1,
sizeof (char) )
;




else if (cnt > 1 && strncrnpa (lines [ 0] , "STATES ", 3) == 0)
{
Stofa (lines [1] , flota, Sncnt, 1)
;






/* see if states already allocated */
if (d->nbr_states > 0)
{
for (i = ; i < d->nbr_states ; i++)
free ( (char *) d->state_name [ i] )
;
f ree ( (char *) d->state name);
/* update number of states */
d->nbr_states = (int) flota [0];
/* allocate the pointer array */
d->state_name = (char **) calloc( (unsigned) d->nbr_states,
sizeof (char * ) )
;
/* read in the state names */
for (i = ; i < d->nbr_states ; i++)
{




if (command [0] == ' ! ' II command[0] == '#'





d->state name [ i ] = calloc ( (unsigned) strlen (command) + 1,
sizeof (char) )
;





else if (cnt > 1 && strncmpa ( lines [ 0] , " IMPLICIT" , 3 ) == 0)
(
Stofa (lines [1] , flota, &ncnt, 1)
;
if ((int) flota [0] > && ncnt == 1)
{
/* see if implicit already allocated */
if (d->nbr_implicit > 0)
{





free ( (char *) d->implicit_name [i] )
;
free ( (char *) d->implicit_name)
;
}
/* update number of implicit */
d->nbr_implicit = (int) flota[0];
/* allocate the pointer array */
d->implicit name =
(char **) calloc( (unsigned) d->nbr_implicit, sizeof (char *)
/* read in the implicit names */
for (i = ; i < d->nbr_implicit ; i++)
{




if (command [0] = ' ! ' || command [0] == ' # ' ||







d->implicit_name [ i] =
calloc( (unsigned) strlen (command) + 1 , sizeof (char )
)





else if (cnt > 2 && strncmpa (lines [ 0] , "EXTERNAL" , 3) ==
&& strncmpa (lines [1] , "INPUT", 3) == 0)
{
Stofa (lines [2] , flota, &ncnt, 1)
;
if ((int) flota[0] > && ncnt == 1)
{
/* see if ext in already allocated */
if (d->nbr_e:-:t_in > 0)
{
for (i = ; i < d->nbr_ext_in ; i++)
free ( (char *) d->ext in name [ i ] )
free ( (char *) d->ext_in_name )
;





/* update number of ext in */
d->nbr_ext_in = (int) flota[0];
/* allocate the pointer array */
d->ext in name = (char **) calloc ( (unsigned) d->nbr_ext_in,
sizeof (char *));
d->type ext in = (int *) calloc ( (unsigned) d->nbr_ext_in,
sizeof ( int) )
;
/* read in the ext_in names */
for (i = ; i < d->nbr_ext_in ; i++)
{
if (fgets (command, MAXCHAR, in) == NULL)
return 2;
/* get first non space */
strstrip (command)
;
if (command [0] == ' !' | | command [0] == '#'






/* get type */
if (strncmpa (command, "BOOLEAN", 3) == 0)
d->type_ext_in[i] = BOOLEAN;
else if (strncmpa (command, "SWITCH", 3) == 0)
d->type_ext_in[i] = SWITCH;
else if (strncmpa (command, "INTEGER", 3) == 0)
d->type_e:-:t_in[i] = INTEGER;
else if (strncmpa (command, "FLOAT" , 3) == 0)
d->type_ext_in[i] = FLOAT;
else
{ /* error reading type */
ans = 1;
d->type_ext_in[i] = FLOAT;
/* get name */







d->ext_in_name[i] = callocf (unsigned) strl en (command) + 1,
sizeof (char) )
;





else if (cnt > 2 && strncmpa (lines [ 0] , "EXTERNAL" , 3 ) ==
&& strncmpa (lines [1] , "OUTPUT", 3) == 0)
{
Stofa (lines [2] , flota, Sncnt, 1)
;
if ((int) flota [0] > && ncnt == 1)
{
/* see if ext_out already allocated */
if (d->nbr_ext_out > 0)
{
for (i = ; i < d->nbr_ext_out ; i++)
free ( (char *) d->ext out name[i] )
;
free ( (char *) d->ext_out_name)
;
free ( (char *) d->type_ext_out)
}
/* update number of ext_out */
d->nbr_ext_out = (int) flota[0];
/* allocate the pointer array */
d->ext out name =
(char **) calloc( (unsigned) d->nbr_ext_out , sizeof (char *) )
;
d->type_ext_out =
(int *) callocf (unsigned) d->nbr_ext out , sizeof (int) );
/* read in the ext_out names */
for (i = ; i < d->nbr_ext_out ; i++)
{
if ( fgets (command, MAXCHAR, in) == NULL)
return 2;
/* get first non space */
strstrip (command)
if (command [0] == ' ! ' | | command [0] == ' #' II







/* get type */
if (strncmpa (command, "BOOLEAN", 3) == 0)
d->type_ext_out [i] = BOOLEAN;
else if (strncmpa (command, "SWITCH", 3) == 0)
d->type_ext_out [i] = SWITCH;
else if (strncmpa (command, "INTEGER", 3) == 0)
d->type_ext_out [i] = INTEGER;
else if (strncmpa (command, "FLOAT" , 3) == 0)
d->type_ext_out [i] = FLOAT;
else
{ /* error reading type */
ans = 1
;
d->type_ext_out [i] = FLOAT;
}
/* get name */




d->ext_out_name [ i ] =
callocf (unsigned) strlen (command) + 1, sizeof (char)
)





else if (cnt > 1 && strncmpa (lines [ 0] , "PARAMETERS ", 3 ) == 0)
{
Stofa (lines [1] , flota, &ncnt, 1)
;
if ( (int) flota[0] > && ncnt == 1)
{
/* see if param already allocated */
if (d->nbr_param > 0)
{
for (i = ; i < d->nbr_param ; i++)
free ( (char *) d->param_name [ i] )
;
f ree ( (char *) d->param_name)
;
)





d->nbr_param = (int) flotafO];
/* allocate the pointer array */
d->param name = (char **) callocf (unsigned) d->nbr_param,
sizeof (char *));
/* read in the param names */
for (i = ; i < d->nbr_param ; i++)
(




if (command[0] == ' ! ' || command[0] == '#' ||






d->param name [i] = callocf (unsigned) strlen ( command) + 1,
sizeof (char) )
;





else if (cnt > && strncmpa ( lines [ ] , "END" , 3 ) == 0)
{











/* read element. c */
/* Norbert H. Doerry
25 October 1988
This file contains a function for reading an element description
from a file.









DEVICE is the name of the device type (i.e. resistor)
ELEMENT is the specific element name (i.e. Rl)
PARAMETER NAME is the name of the DEVICE PARAMETER (i.e. R)
PARAMETER is the value of the Parameter (i.e. 100 )
This routine returns:
successful read of data
1 encountered bad data, but able to recover
2 encountered EOF before END Statement
-1 incomplete definition of parameters, defaulted to zero
-2 unable to find device type











/* element structure to hold data */
/* pointer to stream structure */
/* serial number of element */
/* array of device descriptions */
/* number of device descriptions */










, j , k, ncnt , flag, dp, ans;
float f lota [2];





in = strm->in; /* set input stream */
flag = 0;
while (flag == 0)
{
strm->line_nbr += 1; /* increment line counter */
if (fgets (inline, MAXCHAR, in) == NULL)
return 2;
/* strip inline of leading and trailing blanks */
str strip ( inline )
;
/* if comment or blank line, read in another line */
if (inline [0] ==NULL || inline [0] == ' ! ' || inline [0] == '#')
continue;
/* strip off the device name */
strextract (inline, line, 1, MAXCHAR)
;
/* find which device we are talking about */
for (dp = ; dp < ndev && strcmp (dev [dp] ->name , line) != ; dp++)
/* see if did not find device */
if (dp == ndev)
(
/* if didn't find device, set the element name to the
input line for further decoding in parent routine */













/* get name of element */
strextract (inline, line, 2, MAXCHAR)
;
/* save element name */




/* set Device pointer */
e->device = dev[dp];
/* set the serial number */
e->serial = serial;
/* set connection type pointer */
e->con.type ext in = dev [dp] ->type ext_in;
e->con.type ext out = dev [dp] ->type ext out;
/* set number of elements and allocate arrays */
e->con . nbr_inputs = dev [dp] ->nbr_inputs;
e->con . nbr_states = dev [dp] ->nbr_states
;
e->con . nbr_implicit = dev [dp] ->nbr_implicit
;
e->con . nbr_ext_in = dev [dp] ->nbr_ext_in;
e->con . nbr_ext_out = dev [dp] ->nbr_ext_out
;
e->con . nbr_param = dev [dp] ->nbr_param;
if (dev [dp] ->nbr_inputs > 0)
{
e->con.in = (double *) calloc ( (unsigned) dev[dp]->nbr inputs ,
sizeof (double) )
;
e->con. init_in = (double *) calloc ( (unsigned) dev [dp] ->nbr_inputs
sizeof (double) )
if (dev [dp] ->nbr_implicit > 0)
e->con
.
jacob_in = (double *) calloc ( (unsigned) dev[dp]->nbr inputs
dev [dp] ->nbr_implicit
,
sizeof (double ) )
;
)
if (dev [dp] ->nbr_states > 0)
{
e->con. state = (double *) calloc ( (unsigned) dev [ dp] ->nbr_states
,
sizeof (double ) )
e->con . old_state = (double *) calloc ( (unsigned) dev[dp]->nbr states,
sizeof (double ) )
e->con.init state = (double *) calloc ( (unsigned) dev[dp]->nbr states,






if (dev [dp] ->nbr_implicit > 0)
{
e->con . implicit = (double *) calloc ( (unsigned) dev [dp] ->nbr_implicit,
sizeof (double) )
;




if (dev [dp] ->nbr_ext_in > 0)
{
e->con . ext_in = (double *) calloc ( (unsigned) dev [dp] ->nbr_ext in,
sizeof (double) )
;
e->con . init_ext_in = (double *) calloc ( (unsigned) dev [dp] ->nbr_ext in,
sizeof (double) )
)
if (dev [dp] ->nbr_ext_out > 0)
{
e->con . ext_out = (double *) calloc ( (unsigned) dev[dp]->nbr ext out,
sizeof (double ) )
)
if (dev [ dp] ->nbr_param > 0)
e->con.param = (double *) calloc ( (unsigned) dev [ dp] ->nbr_param,
sizeof (double ) )
;
/* read in parameters */
/* allocate parameter flag array (used to ensure all the parameters
are specified) */
if (dev [dp] ->nbr_param > 0)
param_flag = (int *) calloc ( (unsigned) dev [dp] ->nbr_param, sizeof (int )
)
/* ensure param_flag is initialized to zero along with parameters */
for (i = ; i < dev [ dp] ->nbr_param ; i++ )
e->con .param[ i] = param_f lag [ i] = 0;
flag = 0;
while (flag == 0)
{
strm->line nbr += 1
;
if (f gets (inline, MAXCHAR, in) ==NULL)
return 2;
/* strip inline of leading and trailing blanks */
strstrip ( inline )
;





if (inline [0] == NULL || inline [0] == ' ! ' || inline [0] == ' #'
)
continue;










/* check param_name [ ] to find out which parameter should be read in */
strextract (inline, command, 1 , MAXCHAR)
;
for (i = ; i < dev [dp] ->nbr_param &&
strcmp (command, dev [dp] ->param_name [ i ] ) != ; i++) ;
/* if did not find parameter, set ans = 1 (invalid data read in) */





/* get parameter value */
strextract (inline, command, 2 , MAXCHAR)
Stof a (command , flota , Sncnt , 1);
if (ncnt = 1)
{
e->con .param[ i] = flota [0];
param_f lag [ i ] = 1;
}
else
ans = 1; /* invalid data read in */
}
/* check all the parameter flags */
for (i = ; i < dev [dp] ->nbr_param ; i++)
if (param_f lag [ i] == 0)
{
/* found a parameter that wasn't initialized */'










/* read network. c */
/* Norbert H. Doerry
6 December 1988
This file contains the code for reading the network connections
between the various elements . The form for the netork description
is
NODE NODE_NAME
[r]t [n] :SUB_NAME = [val] = ELM1:NAME = ELM2:NAME = ELM3:NAME etc.
II II
\l 1/ \l 1/
\/ \/
END
NODE_NAME is the name of the node
[r] is an optional character ' r' to make the subnode a reference
subnode
.
t is either a ' v' for voltage law node or an 'i' for a current law node
[n] is the number of variables to be equated beginning with the specified
one. (usually 3 for three phase) If omitted, assumed equal to 1.
SUB_NAME is the name of the subnode
[val] For a voltage subnode, the program tries to convert the first
entry into a number. If successful, the value becomes the initial
value if not a reference node, and the actual value if the node
is a reference node.
ELM1 is the first element name being connected
NAME is the name of the variable beinq connected
Element names can not begin with a numeral or a punctuation sign. Elements
should not have colons or equal signs in their name.
**** Modified 17 April 1989 *****















int *errflag; /* set to one if detect a fatal error */
{
char inline [MAXCHAR] , line [MAXCHAR] , *sline;
FILE *in;





/* initialize s_node */
s_node = (SUBNODE **) calloc ( 1 , sizeof (SUBNODE *));
*s_node = (SUBNODE *) calloc ( 1 , sizeof (SUBNODE ))
;
(*s node) ->nbr connect = 0;
(*s node) ->last = NULL; /* indicator that this is the first one */
/* get first line */
ans = 0; /* flag for all loaded normally */
while (1)
{
strm->line nbr += 1;
if (fgets (inline, MAXCHAR, in) ==NULL)
return 2;
/* strip inline of leading and trailing blanks, etc */
strstrip ( inline )
;
/* if comment or blank line, read in next line */
if (inline(0] ==NULL || inline [0] == ' ! ' || inline [0] == '#')
continue;
/* see if node */
if (strncmpa (inline, "NODE", 3) != 0)
{
/* if not, pass the offending line back to the main routine */
node->name = calloc (strlen ( inline ) + 1 , sizeof (char ))
;
strcpy (node->name , inline) ;





/* Have a node, lets get its name */




for (i = ; line[i] != ' ' && line[i] != '\t' && line[i] != NULL ; i++) ;
line[i] = NULL;
node->name = calloc (strlen ( line ) + 1, sizeof (char) )
;




/* get the node information */
while (1)
{
strrn->line nbr += 1;
if (fgets_multiple (&sline, MAXCHAR, in) ==NULL)
return 2;
/* strip sline of leading and trailing blanks, etc */
strstrip (sline)
;
/* if comment or blank line, read in next line */
if (sline [0] ==NULL || sline [0] == ' ! ' || sline[0] == '#')
continue;
/* see if end statement */
if (strcmpa (sline, "END") == 0)
break;
/* read the sub nodes in */




if (flag == -3 | | flag == -4) return flag; /* out of memory error */
continue;
}







/* count the number of subnodes */
e node = *s node;
for (i = ; e_node->last != NULL ; i++ , e_node = e_node->last
]
node->nbr_subnode = i;
/* allocate array */
node->subnode = (SUBNODE **) calloc ( i , sizeof (SUBNODE *));
if (node->subnode == NULL)
return -3;
/* fill the array */
for ( ; i > ; i—
)
<
node->subnode [ i-1 ] = (*s node)->last;














int *errflag; /* if equal to one, indicates fatal error */
int pe; /* print error flag : 1 yes no */
{
char *inline;
int nbr_snode , i, j , k, 1 , kk, nbr_c, ncnt
;
char *make str();
char line [MAXCHAR] , name [MAXCHAR]
;
float f lota [2];
SUBNODE *t_node; /* tempory sub node */
char *make_str();
double val;
inline = make_str (inlines ) ; /* copy inlines into inline */
nbr_c = count_char (inline, '=') ; /* count equal signs */
if (DEBUG) printf("%s || nbr c = %d\n" , inlines , nbr c) ;








printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->filename)
;







( *s_node) ->nbr_connect = nbr_c;
/* find type of subnode and number of subnodes */
strstrip (inline)
;
/* see if the subnode is a reference subnode */
if (inline[0] == ' r' || inline[0] == 'R')
{
inline [0] = ' '
;
( *s_node) ->ref_f lag = 1
;




( *s_node) ->ref_flag = 0;
/* find out if a voltage or current subnode */
if (inline[0] == 'v' || inline[0] == 'V')
{
inline [0] = ' ' ; /* set to space */
(*s_node) ->type = 0;
}
else if (inline [0] == ' i' || inline [0] == 'I')
{
inline [0] = ' ' ; /* set to space */






printf (" *** Error Line %d in file %s\n",
strm->line nbr , strm->f ilename)
;
printf (" *** Improper SUBNODE TYPE in node description ***\n")












Stofa (inline, flota, Sncnt, 1) ;
nbr_snode = (ncnt ==0) ? 1 : flota [0];
/* allocate arrays */
(*s_node) ->name = (char *) calloc (MAXCHAR, sizeof (char))
( *s_node) ->element = (char **) calloc (nbr_c, sizeof (char *))
(*s_node) ->variable = (char **) calloc (nbr_c, sizeof (char * )
)
(*s node) ->elm_ptr = (int *) calloc (nbr c, sizeof (int ))
( *s_node) ->var_ptr = (int *) calloc (nbr_c, sizeof (int ))
if ( (*s_node) ->element == NULL || ( *s_node) ->variable == NULL ||
(*s_node) ->elm_ptr == NULL || ( *s_node) ->var_ptr == NULL ||




printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->filename)
;





/* get rid of number */
for (i = ; inline[i] != NULL && inline[i] != ':' ; i++)
inline [ i] = ' ' ;
/* ensure got to a colon */




printf (" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;
printf (" *** in node description ***\n");





inline [ i] = ' ' ;
strstrip (inline) ; /* remove leading blanks */





for (i = ; inline [i] != NULL && inline [i] != '=' ; i++)
<
line[i] = inline[i];




if (inline[i] == '=') inline[i] = ' ';
strstrip (line )
;
/* ignore everything after first space or tab and before = */
for (i = ; line [i] != ' ' && line[i] != ' \t' && line[i] != NULL ; i++)
( *s_node) ->name [ i ] = line[i];
( *s_node) ->name [i] = NULL;
str strip (inline)
;
/* start reading in the elements */
for (i=0,j=0;i< nbr_c ; i++
, j++)
/* get the element name */





line [k] = NULL;
strstrip ( line )
;
/* see if it is possibly an ititial value */
if (i == && (*s_node) ->type == 0)
{
Stoda(line, &val, &ncnt , 1 )
;
if (ncnt == 1) /* successful conversion */
<
( *s_node) ->init_volt = val;
i~;
nbr c— ; /* decrement number of connections by one */




/* allocate the string */





strcpy ( ( *s_node ) ->element [ i ] , line )
;
/* get the variable name */






printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilenarne) ;
printf (" *** Missing variable name for element %s ***\n %s\n",
( *s_node) ->element ( i] , in lines) ;
}




j++; /* increment pointer to character in inline past colon */
/* copy next element/variable into line */
for (k = ; inlinefj] != '=' && inline[j] != NULL; j++,k++)
{
line[k] = inline [j];
}
line [k] = NULL;
strstrip ( line )
;
/* allocate the string */
( *s_node) ->variable [i] = (char *) calloc (strlen (line) + 1 , sizeof (char ) )
;
/* see if out of memory */





printf (" *** Error Line %d in file %s\n",
strm->line nbr, strm->f ilenarne)
;




/* copy the string */






/* find the elements in the arrays and pass pointers etc. */
/* find out which element we belong to */
for (1=0; 1 < nelm && strcmp (e [ 1] ->name, ( *s_node ) ->element [ i ] ) !=
1++)
if (DEBUG) printf("%s || %s\n " , e [ 1] ->name , ( *s_node) ->element [ i] )
;
/* see if the element name wasn't found */





printf(" *** Error Line %d in file %s\n",
strm->line_nbr , strm->f ilename)
;
printf(" *** Can not recognize ELEMENT %s ***\n",




/* assign pointer */
(*s_node) ->elm_ptr [ i] = 1;
/* turn flag on for element */
e[l]->flag = 1;
/* find the variable name */
/* look for input variables */
for (k = ; 1 < nelm && k < e [ 1] ->device->nbr inputs &&
strcmp (( *s_node) ->variable [i] , e [ 1] ->device->input name[k]) != 0;
k+ + )
if (DEBUG) printf("*** %s || %s\n" , ( *s_node ) -Variable [ i ] ,
e (1 ] ->device->input_name [ k] )
;
if ( 1 < nelm && k < e [1 ] ->device->nbr inputs)
{









printf(" *** Error Line %d in file %s\n",
strm->line_nbr, strm->f ilename)
;
printf (" *** Variable %s not recognized for element %s ***\n",




(*s node) ->var_ptr[i] = 0;
}
/* equate follow on variables with new sub_nodes */
strcpy (name, ( *s_node) ->name)
;
for (i = 1 ; i < nbr snode ; i++)
{
/* allocate new arrays */
t_node = (SUBNODE *) calloc ( 1 , sizeof (SUBNODE) )
;
if (t_node == NULL) return -3;
t_node->last = *s_node;
t node->nbr connect = (*s node) ->nbr connect;
/* allocate arrays */
t_node->name = (char *) calloc (MAXCHAR, sizeof (char ))
;
t_node->elm_ptr = (int *) calloc (t_node->nbr_connect,
sizeof (int) )
;
t_node->var_ptr = (int *) calloc (t_node->nbr_connect,
sizeof (int) )
t_node->element = (char **) calloc (t_node->nbr_connect,
sizeof (char *));
t_node->variable= (char **) calloc (t_node->nbr_connect,
sizeof (char *));
/* see if out of memory problems */
if (t_node->elm_ptr == NULL | | t_node->varj)tr == NULL |
|
t_node->element == NULL |
|
t_node->variable == NULL | | t_node->name == NULL) return -3;
/* set reference flag to zero */
t_node->ref flag = 0;





t node->type = (*s node ) ->type;
strcpy (line, name)
;
/* append an underscore followed by a 'b' or ' c' etc to the subnode
name */
sprintf (t_node->name, "%s_%c", line , ' a' + i);
for (1=0 ; 1 < t node->nbr connect ; 1++)
{
t_node->element [1] = make_str ( (*s_node ) ->element [ 1 ] )
;
t_node->elm_ptr [1] = ( *s_node) ->elm_ptr [ 1]
;
t_node->var_ptr [1] = (*s_node) ->var_ptr [1] + 1;
/* see if too many points */
if (t node->var_ptr [ 1 ] >=
e [t_node->elm_ptr [1] ] ->device->nbr_inputs
)
return -4;
/* copy the variable name */
k = t_node->var_ptr [ 1 ]
;
kk = t_node->elm_ptr [ 1]
;
t node->variable [ 1] = make str ( (e [kk] ) ->device->input_name [ k] )
;
}
/* update s node */
*s node = t node;
/* allocate new arrays */
t_node = (SUBNODE *) calloc ( 1 , sizeof (SUBNODE)
)
if (t_node == NULL) return -3;
t_node->last = *s_node;
*s_node = t_node;








/* count char returns the number of times a character occurs in a string */
count char(s,c)




for (i = j = ; s[i] != NULL ; i++)
if (s[i] == c) j++;
return j;
}










if (ans == NULL) return NULL; /* out of memory error */





























/* if read to EOF, send back EOF */







/* see if its a comment */
if (inline [0] == ' ! ' || inline [0] == '#' || inline [0 ] == NULL)
continue;
/* see if a continuation marker is present */
flag = 0;
if (inline [strlen (inline) - 1] == ' W )
{
inline [ strlen (inline) - 1] = NULL;
flag = 1;




inline [ strlen (inline) - 3] = NULL;
flag = 1;
/* store the string and allocate a new array */
ptr->s = make_str (inline) ;




for (ptr = Sstrt, len = 1 ; ptr->next != NULL ; ptr = ptr->next)
len += strlen (ptr->s) + 1;
*outline = (char *) calloc ( (unsigned) len , sizeof (char));
(outline) [0] = NULL;
for (ptr = Sstrt ; ptr->next != NULL ; ptr = ptr->next)
{
strcat ( *outline , " ");














/* sepsip. c */
/* 11 November 1988
**** version 1.0 27 March 1989 ****
Norbert H. Doerry
Shiboard Electrical Plant Simulation Program
**** modified 9 April 1989 ****
Fixed bug that caused utility line of menu to be printed twice
**** modified 10 April 1989 ****
Added ability to enter stdout as a filename for writing files




define CLEARSCREEN system ( "clear "
)
define VERSION 1.0
define VERSION_DATE "27 March 1989"
define DIR "Is -al"









extern char *device file [ ]
;
extern int nbr_device_file [ ]
;
extern FUNCTION_PTR dev_fnctn [ ]
;






char inline [MAXCHAR] , infile [MAXCHAR]
;













/* print Header */
printf("\n\n WELCOME TO SEPSIP\n\n" )
;
printf(" Version %5.2f : Version Date %s\n\n", VERSION, VERSION_DATE)
/* initialize errflag to (no errors) */
err flag = 0;
/* allocate the storage for the device descriptions */
for (i = ndev = ; i < NBR_DEV_FILES ; i++)
ndev += nbr device file[i];
dev = (DEVICE **) calloc ( (unsigned) ndev, sizeof (DEVICE *));
for (i = ; i < ndev ; i++)
dev[i] = (DEVICE *) calloc ( 1 , sizeof (DEVICE) )
;
/* read in the device descriptions */
for (i = typ = ; i < NBR_DEV_FILES ; i++)
{
if ( (in = fopen(device_file [i] , "r") ) == NULL)
{
errflag = 1;


















typ += nbr_device_f ile [ i]
;
}
/* exit program if any of the device files are not present */
if (errflag)
{









if (argc > 1)
{
strcpy (infile, argv [ 1] )
;
strcpy (inline, "1 ");
strcat ( inline , argv [ 1 ] )
}
else
infile [0] = NULL;
if (infile(0] != NULL)
errflag = load_file (inf ile, &e, &nelm, dev, ndev, inline, inn, Snnode,





/* should have all the devices and elements read in */
sim_flag =0; /* simulation has not occurred */
while (1)
{
printf("\n\n SEPSIP Commands : \n");
if (errflag == && sim_flag == 1)
{
printf(" c Continue Simulation\n" )
;
}
printf(" d Display Data\n");
if (errflag == 0)
{
printf(" e Edit Simulation Parameters\n" )
;
}
printf(" f File Options\n" )
;
printf(" 1 Load New Input File\n");
printf(" q Quit\n");
if (errflag == 0)
{
printf(" s Conduct Simulation\n" )
;
}
printf(" u Utilities\n" )
;





if (inline [0] == ' c' && errflag == && sim_flag == 1)
run simulation ( inline , e , nelm, nn, nnode
,
queue , nqueue , xtab, nxtab
,
itab, nitab, &pv, & simulate , 1 )
;
else if (inline [0] == ' d'
)







else if (inline [0] == ' e' && errflag == 0)
edit_simulate (e, nelm, nn, nnode, & simulate , &pv, inline)
;
else if (inline[0] == ' f ' )
f ile_options (inline, e , nelm, nn, nnode, & queue, inqueue, & simulate,
&pv, xtab, nxtab, itab, nitab, errflag)
;
else if (inline [0] == '1')
<
errflag = load_file (infile, &e, Snelm, dev, ndev, inline, &nn, &nnode,
&queue, &nqueue, Ssimulate, &xtab, &nxtab,
&itab, &nitab, &pv)
;
sim_flag = 0; /* reset the simulation flag */
}
else if (inline [0] == ' q' || inline[0] == ' Q' )
exit();
else if (inline [0] == 's' && errflag == 0)
{
run simulation (inline , e , nelm, nn, nnode
,
queue , nqueue, xtab, nxtab,
itab, nitab, &pv, & simulate , )
;
sim_flag = 1; /* set the simulation flag */
}



































int i , errf lag, flag;
flag = 0;
strsplit ( inline , filename, 1, MAXCHAR) ; /* grab the filename if specified */
errflag =1; /* ensure loop occurs at least once */
while (errflag != 0)
{
printf ( "\n\n" )
;
errflag = 0; /* reinitialize errflag */
if (filename [0] != NULL)
{
in = fopen (filename, "r" )
;
i = (in == NULL) ?
get_filename(infile, &in, READ_FILE, "SEPSIP INPUT", 0) : 0;
}
else
i = get_filename (infile, &in,READ_FILE, "SEPSIP INPUT", 0);
if (i != 0)
{




filename [0] = NULL; /* ensure that second time through, a file name
is prompted for */
/* initialize starting structures */
strm = (STREAM_PTR *) calloc ( 1 , sizeof (STREAM_PTR) )
;
strm->in = in;
strm->last = NULL; /* indicator that this is the first stream */
strcpy ( strm-> filename , infile)
;
strm->line_nbr = 0;




i = load_element ( &strm, ee , nelm, dev, ndev, &errf lag)
;
if (i != 0) /+ hit EOF before all data was read in */
{










flag = (errflag != 0) ? 1 : ;
i = load_network (Sstrm, nn, nnode, *ee, *nelm, Serrf lag)
;
if (i != 0)
{






flag = (errflag != 0) ? 1 : ;
strcpy (inline, (*nn) [ *nnode] ->name)
;
/* see if elements and nodes multiply defined */
check_name ( *nn, *nnode , *ee, *nelm, Serrflag)
;
i = load initial ( Sstrm, *ee, *nelm, *nn, *nnode , inline , Serrf lag, 0)
;
if (i != 0)
(






flag = (errflag != 0) ? 1 : ;
load simulation (Sstrm, *ee , *nelm, *nn , * nnode
,
g, ng, simulate, pv , Serrflag)
;
flag = (errflag != 0) ? 1 : ;
if (DEBUG)
{
for (i = ; i < *nq ; i++)
printf ("elm = %d , var = %d , val = %f , time = %f\n", (*q) [i]->elm,
(*q) [i]->var, (*q) (i]->value, (*q) [i]->time) ;
}
setup_simulation (*nn, *nnode, *ee, *nelm, * simulate, xtab, nxtab,
itab, nitab, Serrflag)
;
flag = (errflag != 0) ? 1 : ;
if (DEBUG)
{
printf ("********* **\n" )
for (i = ; i < *nq ; i++)
printf ("elm = %d , var = %d , val = \1 , time = %f\n", (*q) [i]->elm,









get filename (filename, stream, type, string, flag)
char *filename; /* default name of file */
FILE **stream; /* io stream */
int type; /* = for read; = 1 for write */
char *string; /* string to prompt user with */
int flag; /* try to load file immediately if non zero */
{
char inline [MAXCHAR] , direction [2] , command [15]
;
direction [0] = (type == WRITE_FILE) ? ' w' : ' r'
;
direction [1] = NULL;
if (type == READ_FILE) strcpy (command, "Read From");
else strcpy (command, "Write To");
strstrip ( filename )
;
while (flag == | | filename [0] == NULL)
{
if (filename [0] == NULL)
printf (" Enter %s file name : ", string) ;
else





if (inline[0] == 'q' && inline [1] == NULL)
return -1;
if (inline [0] == NULL)
break;











/* see if still NULL filename */












/* see if write file and filename is stdout */
if (strcmp (filename, "stdout" ) == && type)
{
* stream = stdout;
return 0;
}
/* try to open the file */











if (inline[0] == 'q' && inline[l] == NULL)
return -1;
if (inline [0] == NULL)
break;





























char line [MAXCHAR] , cmd;
int flag;
strcpy (line , inline)
;
line[0] = ' '; /* strip off first character */
strstrip (line )
;
cmd = line [0 ]









printf(" d Display Device Summary\n")
;
printf(" D Display Device Data\n");
if (errflag == 0)
{
printf(" e Display Element Summary\n" )
;
printf(" E Display Element Data\n");
printf(" n Display Network Summary\n");
)
printf(" q Quit\n");
printf(" w Write Device Data File\n");
printf(" Enter Command : ");
gets (line)
;
strstrip ( line )
;
cmd = line [ ]
;
if (cmd == ' d'
)
device_summary (dev, ndev, stdout )
;
else if (cmd == ' D'
)
display_device (dev, ndev, line)
;
else if (cmd == 'e' && errflag == 0)
element_summary (e, nelm, out, line)
;
else if (cmd == 'E' && errflag == 0)
display_element (e , nelm, line
, q, nq) ;
else if (cmd == ' n' && errflag == 0)
print_network (out , nn, nnode)
;







else if (cmd == ' w'
)
dump_device (dev, ndev, line
)
else flag = 1;
if (flag == 0) return;
}
/* use utility menu driver to execute program */
/* cmd is the the command name of the utility menu driving program */




char *command, *calloc ( )
;

















/* setup_simulation . c */
/* Norbert H. Doerry
28 February 1989
This routine sets up the state variable list for conducting the simulation.
The variable list contains the following variables:
I | | Node Voltages |
|x| =| Variables attached to Current Nodes.** |III I
** All the variables except the first one assigned to the
current node
.
These variables are related by a set of implicit equations of
the form:
F (|x|) = |I| — >
where |I| is a vector of 'implicit variables' That should be
driven to zero.
Obviously, the order of |x| should be the same as the order of
HI •
At a Voltage Node, the voltage variables attached to it are all
set equal to the Node Voltage. The Node Voltage is the variable
that is allowed to vary.
At a Current Node, The first variable attached to it is set equal
to the negative of the sum of the remaining variables. If there
are no more remaining variables, then the first variable is set
equal to zero. The remaining variables attached to the current
node are allowed to vary. If the Current subnode is the reference
subnode, then the first variable is kept as a separate variable.
Here are the definitions of the XTABLE and ITABLE structures :
typedef struct Xtable
{
int nbr; | | number of variables tied to this variable
int *e; | | array of element indexes
int *v;
| | array of variable indexes














| index to element array




















, j , k , 1
;
int nbr x,nbr i;
/* count the variables */
nbr nbr i = 0;
for (i = ; i < nnode ; i++)
{
for (j = ; j < nn[i]->nbr subnode ; j++)
{
/* skip reference voltage subnode */
if (nn [ i] ->subnode
[
j]
->ref_flag == 1 &&





/* add extra variable for current reference subnode */
if (nn [ i) ->subnode [ j ] ->ref flag == 1 &&
nn ( i] ->subnode
[ j ] ->type == 1)
nbr_x++;
/* add up the variables : one for voltage subnode





if (nn [ i] ->subnode [ j] ->type == 0) /* voltage subnode */
nbr x += 1
;
else /* current subnode */
nbr x += nn [i ] ->subnode [ j ] ->nbr connect - 1;
}
}
/* count the implicit variables */
for (i = ; i < nelm ; i++)
{
/* skip element if it is not used */
if (ee[i]->flag == 0) continue;




printf ( "nbr_i = %d : : nbr_x = %d\n" , nbr_i , nbr_x)
;
/* ensure number of implict variables and node variables are the same */
if (nbr i != nbr_x)
{
printf (" *** SYSTEM DEFINITION ERROR :\n");
printf
(" *** Unequal number of variables and implicit variables ***\n")





/* allocate arrays */
*xtab = (XTAELE **) calloc ( (unsigned) nbr_i, sizeof (XTABLE *));
*itab = (ITABLE **) calloc ( (unsigned) nbr_i, sizeof (ITABLE *));
for (i = ; i < nbr_i ; i++)
{
(*xtab) [i] = (XTABLE *) calloc ( (unsigned) 1, sizeof (XTABLE) )
;
(*itab) [i] = (ITABLE *) calloc ( (unsigned) 1, sizeof ( ITABLE) )
}
/* fill the arrays */
k = 0;
for (i = ; i < nnode ; i++)
{






/* skip reference voltage subnode */
if (nn [ i] ->subnode
[ j ] ->ref flag == 1 &&





/* see if reference current subnode */
if (nn [ i] ->subnode
[
j)
->ref_flag == 1 &&
nn [ i] ->subnode
[ j ] ->type == 1)
<
for (1 = ; 1 < nn [i] ->subnode [ j] ->nbr_connect ; 1++)
{
if (DEBUG) printf(" k = %d\n",k);
(*xtab) [k]->nbr = 1;
(*xtab) [k]->e = (int *) calloc ( (unsigned) 1 , sizeof (int)
)
(*xtab) [k] ->v = (int *) calloc ( (unsigned) 1 , sizeof (int ) )
(*xtab) [k]->mult= (int *) calloc ( (unsigned) 1 , sizeof (int)
(*xtab) [k]->e [0] = nn [ i] ->subnode [ j ] ->elm_ptr [ 1 ]
;






/* see if a normal voltage subnode */
/* ***there is some redundancy here, could save memory by
using the pointers instead of copying */
if (nn [ i] ->subnode
[
j] ->type == 0) /* voltage subnode */
{
if (DEBUG) printf(" k = %d\n",k);








(*xtab) [k]->v = (int *) calloc ( (unsigned) ( *xtab) [k] ->nbr
sizeof (int ) ) ;
(*xtab) [k] ->mult= (int *) calloc ( (unsigned) ( *xtab) [k] ->nbr
sizeof (int ) )
for (1=0; 1 < (*xtab) [k] ->nbr ; 1++)
{
(*xtab) [k]->e [1] = nn [i ] ->subnode [ j ] ->elm_ptr [ 1 ]
(*xtab) [k]->v [1] = nn [i] ->subnode [ j ] ->var_ptr [1]









for (1=1 ; 1 < nn [i] ->subnode
[ j ] ->nbr connect ; 1++)












->e = (int *) calloc ( (unsigned) 2 , sizeof (int)
)
->v = (int *) calloc ( (unsigned) 2 , sizeof (int)
->mult= (int *) calloc ( (unsigned) 2, sizeof (int)




->v[0] = nn [i] ->subnode
[
j] ->var_ptr [1 ]
->mult[0]= 1;




->v[l] = nn [i ] ->subnode
[ j ) ->var ptr [0]
->mult[l]= -1;
k++;
/* save the implicit variable pointers */
for (i = 0,k = ; i < nelm ; i++)
{
/* skip element if it is not used */
if (ee[i]->flag == 0) continue;
for (j = ; j < ee [i] ->con .nbr implicit ; j++)
{
if (DEBUG) printf(" k = %d\n",k);
(*itab) [k]->e = i;
(*itab) [k]->i = j;
ee [i] ->con . imp_index




*nitab = nbr i;





/* simulate. c */
/* Norbert H. Doerry
14 March 1989
This routine performs the actual simulation of the electrical system
The procedure is :
A. Initialize
old state variables to their initial values
set current variable initial guesses to the value specified,
set voltage variable initial guesses to the value specified for
the first voltage specified at a voltage subnode
.
B. Balance system
Bl. Calculate the implicit variables, see if convergence is
satisfied, (if satisfied, go to C)
B2 . Manufacture Jacobian.
B2a. From function calls
B2b . By varying inputs to system and allowing to change
B3 . Solve system of equations with Jacobian and Implicit variables
B4 . Apply correction to voltage and current guesses.
C. Print output variables
D. Increment time counter (if after TMAX, then end)
E. See if external input variables have changed, if so change them
F. Set old state variables to present state variables
G. Go to B
NOTE: eventually may have to include tests for switches which will]
effectively change the system. For example, for a diode, if the
the voltage drop is less than .6 volts or the current is going int
the wrong direction, then one of the implicit equations will drive
one of the currents to zero. If the voltage drop is greater than
.6 volts and the current is in the right direction, then the implicit
equation is set equal to .6 - the voltage drop.
After a switch is thrown, the system will have to be rebalanced. If
more than one switch can be thrown at a time is unknown.
*** 27 March 1989 ***
The above statements are probably not true, By properly rotating





the implicit variables such that you will get convergence. (As long
as the characteristic is continuous) -nhd
*** Revision a : 29 March 1989 ***
Added ff lush (out) statements so that the output file will have







run simulation ( line , ee , nelm, n , nnode
,
qq, nq, xtab, nxtab, itab , nitab, pv,
simulate, flag)


















int i, j , k;
double * Jacob ,* implicit , *var;
char *calloc ( )
;




for (i = ; i < nq ; i++)
printf ("elm = %d
,
var = %d , val = %f , time = %f\n"
, qq [ i ] ->elm,
qq [i ] ->var
, qq [ i] ->value, qq [ i ] ->time)
;
}




implicit = (double *) calloc (nxtab
,
sizeof (double)
var = (double *) calloc(nxtab
, sizeof (double )





/* see if want to write to a file */
strsplit (line, filename, 1, MAXCHAR)
;
if (filename [0] != 0)
{
out = fopen (filename, "w" )
;




/* initialize the simulation to initial values if flag == */
if (flag == 0)
{




/* perform the simulation */
for (k = 0, start = simulate->time ; simulate->time <= simulate->tma;
simulate->time = start + (double) (++k) * simulate->dt
)
{
/* check the external input variable queue */
check_queue (ee, nelm, qq, nq, simulate->t ime)
;
for (i = ; i <= simulate->max_iteration ; i++)
{
/* calculate the implicit variables */
/* first time, balance the system */
/* if (k == 0)
calc_implicit (ee, nelm, 0.0)
;
else
*/ calc_implicit (ee, nelm, simulate->dt) ;
/* calculate jacobian submatrices if calc_implicit didn't
already do so */





->con. jacob_switch == 1)
continue;
















[ j] , *simulate)
}
/* find the mean square error */
square_error = implicit_error (ee, nelm)
;
/* see if have met convergence test */
if (square error < simulate->converge
)
break;
/* make the jacobian matrix */
make_jacob ( Jacob, xtab, nxtab, itab, nitab, ee, nelm, n, nnode, *simulate)
/* make the implicit variable vector */
make_implicit (ee, nelm, itab, nitab, implicit)
;
/* solve the system of equations */
if (gauss_eliminate (nxtab, Jacob, implicit, var) != 0)
{





/* note that the contents of Jacob and implicit were
destroyed by gauss_eliminate */
/* apply the corrections to the variables */
update variables (ee , nelm, n, nnode , xtab, nxtab, var)
;
/* see if failed the convergence test */
if (i >= simulate->max_iteration)
{
printf (" *** CONVERGENCE TEST FAILED at time %f \n" , simulate->time)
return 0;





print_output (out, ee, nelm, n, nnode, pv, simulate)
;
/* set the old_state variables equal to the state variable */
for (i = ; i < nelm ; i++)
{
for (j = ; j < ee [ i ] ->con . nbr_state s ; j++)
ee [ i] ->con . old_state [ j] = ee [ i] ->con . state [ j ]
;
}
/* free the jacobian array along with the other two vectors */
free ( Jacob)
;




if (out != stdout) fclose (out)
;
}









j , k, eptr , vptr , typ;
double node volt , current , sum;
/* initialize state variables and external input variables */
for (i = ; i < nelm ; i++)
{
for (j = ; j < ee [i ] ->con .nbr_states ; j++)
ee [ i] ->con . old state[j] = ee [ i] ->con . init state[j];
for (j = ; j < ee [ i ] ->con . nbr_ext_in ; j++)
ee [ i] ->con . ext_in
[ j ] = ee [ i] ->con . init_ext_in [ j ]
;
/* initialize jacobian matrices to zero */
for (j = ; j < ee [ i ] ->con . nbr_implicit ; j++)
for (k = ; k < ee [i] ->con .nbr_inputs ; k++)
ee [ i] ->con
.
jacob_in ( j + ee [ i] ->con . nbr_implicit * k] = 0.0;
}





for (i = ; i < nnode ; i++)
{
for (j = ; j < n [ i] ->nbr_subnode ; j++)
{
if (n [i] ->subnode
[
j ] ->type == 0) /* voltage law */
{




vptr = n [i] ->subnode
[
j] ->var_ptr [0]






ee [eptr ] ->con . in [vptr ] = node_volt;
for (k = 1 ; k < n [ i] ->subnode
[
j ] ->nbr_connect ; k++)
{
eptr = n [i] ->subnode
[
j] ->elm_ptr [k] ;
vptr = n [i] ->subnode [ j] ->var_ptr [k]
ee [eptr ] ->con . in [vptr ] = node volt;
)
}
else /* current law */
{
for (k = 1 , sum =0; k < n [ i] ->subnode
[
j ] ->nbr_connect ; k++)
{




vptr = n [ i] ->subnode
[
j] ->var_ptr [k]
current = ee [eptr] ->con . init_in [vptr ]
;
ee [eptr ] ->con . in [vptr ] = current;
sum += current;
/* get pointer of first variable */
eptr = n [ i] ->subnode [ j] ->elm_jptr [ 0] ;
vptr = n [ i] ->subnode
[
j] ->var_ptr [ 0]
;
/* initialize the current for the first variable */
/* If the first variable is the reference current node/subnode,
then it is an independent state variable, otherwise, set
it equal to the negative sum of the other currents entering
the subnode */
ee [ eptr ] ->con . in [vptr ] = /* see if reference node */
(n[i] ->subnode
[
j] ->ref_flag == 1) ?













for (i = ; i < nelm ; i++)
{
if (ee [i] ->flag == 0)
continue;





/* implicit_error returns the mean square value for the implicit variable */










for (i = ; i < nelm ; i++)
{
if (ee [i] ->f lag == 0)
continue;
for (k = ; k < ee [ i ] ->con . nbr implicit ; k++)
{
if (fabs (ee [i]->con. implicit [k] ) < BIG)





if (nbr != 0)

















int i, eptr, iptr;




implicit [i] = ee [ eptr ] ->con . implicit [ iptr ]
;
}
/* check queue updates the external inputs. It assumes that
the queue array is in time order */








for (i = ; i < nq && qq[i]->time <= time ; i++)
{
ee
[ qq [i ] ->elm] ->con .ext_in [qq [ i] ->var ] = qq [ i ] ->value
;
if (DEBUG) printf ("elm = %d , var = %d , val = %f , time = %f\n",
qq [ i] ->elm, qq [i] ->var, qq[i] ->value, qq [i] ->time)

















/* update all the variables */
for (i = ; i < nxtab ; i++)
{
for (j = ; j < xtab[i]->nbr ; j++)
{
ee[xtab[i]->e[j]] ->con. in [xtab [ i] ->v [ j]
]
var[i] * (double) xtab [ i] ->mult [ j ]
;
}
static double last display;














/* print out header */
if (simulate->time == simulate->tmin)
{
fprintf (out , " time ");
for (temp = pv->next ; temp != NULL ; temp = temp->next)
{
if (temp->typ != 2) /* external output or input*/
fprintf (out, "%-12s " , ee [temp->e] ->name)
;
else /* print node name */
fprintf (out , " %-12s " , nn [temp->e ] ->name) ;
}





for (temp = pv->next ; temp != NULL ; temp = temp->next)
{
if (temp->typ == 0) /* external output */
fprintf (out , " %-12s " , ee [temp->e] ->device->ext_out_name [ temp->v]
else if (temp->typ == 1) /* external input */
fprintf (out , "%-12s " , ee [temp->e ] ->device->ext_in_name [temp->v]
)





fprintf (out, "%-12s " , nn [temp->e] ->subnode [temp->v] ->name)
}
fprintf (out , " \n" )
;
/* ensure first line gets printed */
last_display = simulate->time - 2 * simulate->print dt;
/* print out variable names on screen if not printing data
to the screen */
if (out != stdout)
{
for (temp = pv->next ; temp != NULL ; temp = temp->next)
{
if (temp->typ == 0) /* external output*/
printf(" %12s : %-12s\n", ee [temp->e] ->name,
ee [temp->e ] ->device->ext out name [ temp->v] )
;
else if (temp->typ == 1) /* external input */
printf(" %12s : %-12s\n" , ee [temp->e] ->name,
ee [temp->e ] ->device->ext in name [temp->v] )
;
else /* print node name */
printf (" %12s : %-12s\n" , nn [temp->e ] ->name
,







( simulate->time - last display >=
simulate->print_dt - simulate->dt / 10.0)
I
| simulate->time == simulate->tmin




fprintf (out , " %-12.5g " , simulate->time)
;
for (temp = pv->next ; temp != NULL ; temp = temp->next)
<
if (temp->typ == 0) /* external output */
fprintf (out ,"%-12.5g ",ee [temp->e] ->con .ext_out [temp->v]
)
else if (temp->typ == 1) /* external input */
fprintf (out ," %-12 . 5g " , ee [temp->e] ->con . ext in [ temp->v] )
;
else
/* subnode voltage */
{
i = nn [ temp->e] ->subnode [ temp->v] ->elm_ptr [0]








fprintf (out, "\n") ;
if (out != stdout)
{
printf ( " . ")
;
f flush ( stdout )
;
f flush (out) ; /* added as revision a */
}






int i, j; /* i is row, j is column */
fprintf (out , "\n" )
;
for (i = ; i < m ; i++)
<
for (j = ; j < n ; j + +)
fprintf (out, " %7. 4g", mat [i + j*m] )
;
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